

Features

- Eight 1–200MHz Low-Power (LP) HCSL DIF pairs save 32 resistors; minimal board space and BOM cost
- 62mW typical power consumption in PLL mode; eliminates thermal concerns
- Spread Spectrum (SS) compatible; allows use of SS for EMI reduction
- OE# pins; support DIF power management
- HCSL compatible differential input; can be driven by common clock sources
- Programmable Slew rate for each output; allows tuning for various line lengths
- Programmable output amplitude; allows tuning for various application environments
- Pin/software selectable PLL bandwidth and PLL Bypass; minimize phase jitter for each application
- Outputs blocked until PLL is locked; clean system start-up
- Software selectable 50MHz,125MHz or 156.25M PLL operation; useful for Ethernet applications
- Configuration can be accomplished with strapping pins; SMBus interface not required for device control
- 3.3V tolerant SMBus interface works with legacy controllers
- · Selectable SMBus addresses
- 1.8V operation voltage
- TQFN-48L-6x6mm

Applications

- SSD, microServers, WLAN Access points
- Cloud/High-performance Computing
- PCIe Switch


Description

The RS2CB2208 is a 1.8V ultra-high performance zero delay and fanout buffers of RSM' full featured PCIe family support PCIe Gen5 and Gen6. It has integrated output terminations which can provide $Zo=100\Omega$ or 85Ω for direct connection for 100Ω or 85Ω transmission lines. The device has 8 output enables for clock management and 3 selectable SMBus addresses.

Key Specifications

- DIF cycle-to-cycle jitter < 50ps
- DIF output-to-output skew < 50ps
- PCIe Gen5 CC additive phase jitter < 40fs RMS
- 12kHz–20MHz additive phase jitter = 156fs RMS at 156.25M (typical)

Block Diagram






Ordering Information

| Part Number | Package | Description | Differential Output Impedance (Ω) | Operation Temperature (℃) |
|-----------------|----------|-------------------------------|-----------------------------------|------------------------------|
| RS2CB2208ZL | TQFN-48L | 6mmx6mmx0.75mm 0.4mm pitch | 85 | -40~85 |
| RS2CB2208-100ZL | TQFN-48L | 6mmx6mmx0.75mm 0.4mm pitch | 100 | -40~85 |

Pin Configuration





Pin Descriptions

| No. | PIN NAME | TYPE | DESCRIPTION |
|-----|-----------------|---------------|--|
| 1 | SADR_tri | LATCHED IN | Tri-level latch to select SMBus Address. See SMBus Address Selection Table. |
| 2 | HIBW_BYPM_LOBW# | LATCHED IN | Trilevel input to select High BW, Bypass or Low BW mode. See PLL Operating Mode Table for Details. |
| 3 | FB_DNC | DNC | True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin. |
| 4 | FB_DNC# | DNC | Complement clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin. |
| 5 | VDDR1.8 | PWR | 1.8V power for differential input clock (receiver). This VDD should be treated as an Analog power rail and filtered appropriately. |
| 6 | CLK_IN | IN | True Input for differential reference clock. |
| 7 | CLK_IN# | IN | Complementary Input for differential reference clock. |
| 8 | GNDR | GND | Analog Ground pin for the differential input (receiver) |
| 9 | GNDDIG | GND | Ground pin for digital circuitry |
| 10 | SCLK_3.3 | IN | Clock pin of SMBus circuitry, 3.3V tolerant. |
| 11 | SDATA_3.3 | I/O | Data pin for SMBus circuitry, 3.3V tolerant. |
| 12 | VDDDIG1.8 | PWR | 1.8V digital power (dirtypower) |
| 13 | VDDIO | PWR | Power supply for differential outputs |
| 14 | OE0# | IN | Active low input for enabling DIF pair 0. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs |
| 15 | DIF0 | OUT | Differential true clock output |
| 16 | DIF0# | OUT | Differential Complementary clock output |
| 17 | OE1# | IN | Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs |
| 18 | DIF1 | OUT | Differential true clock output |
| 19 | DIF1# | OUT | Differential Complementary clock output |
| 20 | VDD1.8 | PWR | Power supply, nominal 1.8V |
| 21 | VDDIO | PWR | Power supply for differential outputs |
| 22 | GND | GND | Ground pin. |
| 23 | DIF2 | OUT | Differential true clock output |
| 24 | DIF2# | OUT | Differential Complementary clock output |
| 25 | OE2# | IN | Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs |
| 26 | DIF3 | OUT | Differential true clock output |
| 27 | DIF3# | OUT | Differential Complementary clock output |



| No. | PIN NAME | TYPE | DESCRIPTION |
|-----|-------------|------|---|
| 28 | OE3# | IN | Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs |
| 29 | GNDA | GND | Ground pin for the PLL core. |
| 30 | VDDA1.8 | PWR | 1.8V power for the PLLcore. |
| 31 | VDDIO | PWR | Power supply for differential outputs |
| 32 | DIF4 | OUT | Differential true clock output |
| 33 | DIF4# | OUT | Differential Complementary clock output |
| 34 | OE4# | IN | Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs |
| 35 | DIF5 | OUT | Differential true clock output |
| 36 | DIF5# | OUT | Differential Complementary clock output |
| 37 | OE5# | IN | Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs |
| 38 | VDD1.8 | PWR | Power supply, nominal 1.8V |
| 39 | VDDIO | PWR | Power supply for differential outputs |
| 40 | GND | GND | Ground pin. |
| 41 | DIF6 | OUT | Differential true clock output |
| 42 | DIF6# | OUT | Differential Complementary clock output |
| 43 | OE6# | IN | Active low input for enabling DIF pair 6. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs |
| 44 | DIF7 | OUT | Differential true clock output |
| 45 | DIF7# | OUT | Differential Complementary clock output |
| 46 | OE7# | IN | Active low input for enabling DIF pair 7. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs |
| 47 | VDDIO | PWR | Power supply for differential outputs |
| 48 | CKPWRGD_PD# | IN | Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor. |
| 49 | EPAD | GND | Connect EPAD to ground |

SMBus Address Selection Table

| | SADR | Address | + Read/Write bit |
|---|------|---------|------------------|
| State of SADR on first application of CKPWRGD_PD# | 0 | 1101011 | Х |
| | M | 1101100 | Х |
| | 1 | 1101101 | x |

Power Management Table

| CKDMBCD BD# | CL K IN | SMBus | OEv# Din | DI | PLL | |
|-------------|---------|---------|--------------------------|---------|---------|-----------------|
| CKPWRGD_PD# | CLK_IN | OEx bit | Ex bit OEx# Pin True O/P | | | |
| 0 | Х | Х | Χ | Low | Low | Off |
| 1 | Running | 0 | Х | Low | Low | On ¹ |
| 1 | Running | 1 | 0 | Running | Running | On ¹ |
| 1 | Running | 1 | 1 | Low | Low | On ¹ |

^{1.} If Bypass mode is selected, the PLL will be off, and outputs will be running.

Power Connections

| VDD | VDDIO | GND | Description |
|------------|----------------------|------------|-----------------------|
| 5 | | 8 | Input receiver analog |
| 12 | | 9 | Digital Power |
| 20, 31, 38 | 13, 21, 31,39, 47 | 22, 29, 40 | DIF outputs |
| 30 | | 29 | PLL Analog |

Frequency Select Table


| FSEL Byte3 [4:3] | CLK_IN(MHz) | DIFx (MHz) |
|------------------|-------------|------------|
| 00 (Default) | 100.00 | CLK_IN |
| 01 | 50.00 | CLK_IN |
| 10 | 125.00 | CLK_IN |
| 11 | 156.25 | CLK_IN |

PLL Operating Mode

| HiBW_BypM_LoBW# | MODE | Byte1 [7:6] Readback | Byte1 [4:3] Control |
|-----------------|-----------|-------------------------|------------------------|
| 0 | PLL Lo BW | 00 | 00 |
| М | Bypass | 01 | 01 |
| 1 | PLL Hi BW | 11 | 11 |



Test Loads



Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the RS2CB2208. These ratings, which are standard values for RSM commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
|---------------------------|--------------------|--------------------------------|------|-----|-----------------------|-------|-------|
| 1.8V Supply Voltage | VDDxx | Applies to VDD, VDDA and VDDIO | -0.5 | | 2.5 | ٧ | 1,2 |
| Input Voltage | V _{IN} | | -0.5 | | V _{DD} +0.5V | > | 1, 3 |
| Input High Voltage, SMBus | V _{IHSMB} | SMBus clock and data pins | | | 3.6V | V | 1 |
| Storage Temperature | Ts | | -65 | | 150 | °C | 1 |
| Junction Temperature | Tj | | | | 125 | °C | 1 |
| Input ESD protection | ESD prot | Human Body Model | 2000 | | | ٧ | 1 |

- 1. Guaranteed by design and characterization, not 100% tested in production.
- 2. Operation under these conditions is neither implied nor guaranteed.
- 3. Not to exceed 2.5V.

Electrical Characteristics-Clock Input Parameters

TA = T_{AMB}, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
|---------------------------------------|------------------|--|-----|-----|------|-------|-------|
| Input Common Mode Voltage - DIF_IN | VCOM | Common Mode Input Voltage | 150 | | 1000 | mV | 1 |
| Input Swing - DIF_IN | Vswing | Differential value | 300 | | | mV | 1 |
| Input Slew Rate - DIF_IN | dv/dt | Measured differentially | 0.4 | | 8 | V/ns | 1,2 |
| Input Leakage Current | liN | VIN = VDD , VIN = GND | -5 | | 5 | uA | |
| Input Duty Cycle | d _{tin} | Measurement from differential waveform | 45 | | 55 | % | 1 |
| Input Jitter - Cycle to Cycle | JDIFIn | Differential Measurement | 0 | | 125 | ps | 1 |

- 1. Guaranteed by design and characterization, not 100% tested in production.
- 2. Slew rate measured through +/-75mV window centered around differential zero.



Electrical Characteristics-Input/Supply/Common Parameters

TA = T_{AMB}, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
|---|------------------------|--|----------------------|--------|-----------------------|--------|-------|
| Supply Voltage | VDDx | Supply voltage for core and analog | 1.71 | 1.8 | 1.89 | V | |
| Ambient Operating | | Commercial range | 0 | 25 | 70 | °C | |
| Temperature | T _{AMB} | Industrial range | -40 | 25 | 85 | °C | |
| Input High Voltage | V _{IH} | Single-ended inputs, except SMBus | 0.75 V _{DD} | | V _{DD} + 0.3 | ٧ | |
| Input Mid Voltage | V _{IM} | Single-ended tri-level inputs ('_tri' suffix) | 0.4 V _{DD} | | 0.55 V _{DD} | ٧ | |
| Input Low Voltage | V _{IL} | Single-ended inputs, except SMBus | -0.3 | | 0.25 V _{DD} | V | |
| | I _{IN} | Single-ended inputs, V _{IN} = GND, V _{IN} = VDD | -5 | | 5 | uA | |
| Input Current | I _{INP} | Single-ended inputs $V_{\text{IN}} = 0 \text{ V}$; Inputs with internal pull-up resistors $V_{\text{IN}} = \text{VDD}$; Inputs with internal pull-down resistors | -200 | | 200 | uA | |
| | F _{iby p} | Bypass mode | 1 | | 200 | MHz | 2 |
| Input Frequency | F _{ipII} | 100MHz PLL mode | 97 | 100.00 | 104 | MHz | 2 |
| input Frequency | F _{ipII} | 125MHz PLL mode | 120 | 125.00 | 132 | MHz | 2 |
| | F _{ipII} | 50MHz PLL mode | 49 | 50.00 | 52 | MHz | 2 |
| Pin Inductance | L _{pin} | | | | 7 | nΗ | 1 |
| | C _{IN} | Logic Inputs, except DIF_IN | 1.5 | | 5 | pF | 1 |
| Capacitance | C _{INDIF_IN} | DIF_IN differential clock inputs | 1.5 | | 2.7 | pF | 1,5 |
| | Соит | Output pin capacitance | | | 6 | pF | 1 |
| Clk Stabilization | T _{STAB} | From V _{DD} Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock | | 0.6 | 1 | ms | 1,2 |
| Input SS Modulation Frequency PCIe | f _{MODINPCIe} | Allowable Frequency for PCIe Applications (Triangular Modulation) | 30 | | 33 | kHz | |
| Input SS Modulation Frequency non-PCle | f _{MODIN} | Allowable Frequency for non-PCle Applications (Triangular Modulation) | 0 | | 66 | kHz | |
| OE# Latency | t _{LATOE#} | DIF start after OE# assertion DIF stop after OE# deassertion | 1 | | 3 | clocks | 1,3 |
| Tdrive_PD# | t _{DRVPD} | DIF output enable after PD# de-assertion | | | 300 | us | 1,3 |
| Tfall | t _F | Fall time of single-ended control inputs | | | 5 | ns | 2 |
| Trise | t _R | Rise time of single-ended control inputs | | | | ns | 2 |
| SMBus Input Low Voltage | V _{ILSMB} | $V_{DDSMB} = 3.3V$, see note 4 for $V_{DDSMB} < 3.3V$ | | | 0.6 | V | |
| SMBus Input High Voltage | V _{IHSMB} | V _{DDSMB} = 3.3V, see note 5 for V _{DDSMB} < 3.3V | 2.1 | | 3.6 | V | 4 |
| SMBus Output Low Voltage | V _{OLSMB} | @ I _{PULLUP} | | | 0.4 | V | |



| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
|----------------------|---------------------|--------------------------------------|-----|-----|------|-------|-------|
| SMBus Sink Current | I _{PULLUP} | @ V _{OL} | 4 | | | mA | |
| Nominal Bus Voltage | V _{DDSMB} | Bus Voltage | 1.7 | | 3.6 | V | |
| SCLK/SDATA Rise Time | t _{RSMB} | (Max VIL - 0.15) to (Min VIH + 0.15) | | | 1000 | ns | 1 |
| SCLK/SDATA Fall Time | t _{FSMB} | (Min VIH + 0.15) to (Max VIL - 0.15) | | | 300 | ns | 1 |
| SMBus Frequency | f _{MAXSMB} | Maximum SMBus operating frequency | | | 400 | kHz | 6 |

- 1. Guaranteed by design and characterization, not 100% tested in production.
- 2. Control input must be monotonic from 20% to 80% of input swing.
- 3. Time from deassertion until outputs are > 200 mV.
- 4. For $V_{DDSMB} < 3.3V$, $V_{IHSMB} > = 0.8xV_{DDSMB}$.
- 5. DIF_IN input.
- 6. The differential input clock must be running for the SMBus to be active.

Electrical Characteristics-Low Power HCSL Outputs

TA = T_{AMB}, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
|------------------------|-------------------|--|------|-----|------|-------|-------|
| | 3 | | 1.7 | 2.8 | 4 | V/ns | 1,2,3 |
| Slew rate | dV/dt | Scope averaging on, slowsetting | 1.1 | 2.1 | 3.2 | V/ns | 1,2,3 |
| Slew rate matching | ΔdV/dt | Slew rate matching, Scope averaging on | | 6.2 | 20 | % | 1,2,4 |
| Voltage High | V _{HIGH} | Statistical measurement on single-ended signal | | 789 | 850 | | 7 |
| Voltage Low | V_{LOW} | using oscilloscope math function. (Scope averaging on) | -150 | 38 | 150 | mV | 7 |
| Max Voltage | Vmax | Measurement on single ended signal using | | 803 | 1150 | | 7 |
| Min Voltage | Vmin | absolute value. (Scope averaging off) | | 15 | | mV | 7 |
| Crossing Voltage (abs) | Vcross_abs | Scope averaging off | | 417 | 550 | mV | 1,5 |
| Crossing Voltage(var) | Δ-Vcross | Scope averaging off | | 13 | 140 | mV | 1,6 |

- 1. Guaranteed by design and characterization, not 100% tested in production.
- 2. Measured from differential waveform
- 3. Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.
- 4. Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.
- 5. Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).
- 6. The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.
- 7. At default SMBus settings.

Electrical Characteristics-Current Consumption

TA = T_{AMB}, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
|--------------------------|---|----------------------------------|-----|------|-----|-------|-------|
| Operating Supply Current | I _{DDA} | VDDA+VDDR, PLL Mode, @100MHz | | 10.6 | 15 | mA | 1 |
| | I _{DD} I _{DDO} | VDDO, All outputs active @100MHz | | 48 | 52 | mA | 1 |
| | I _{DDAPD} | VDDA+VDDR, PLL Mode, @100MHz | | 0.58 | 1 | mA | 1, 2 |
| Powerdown Current | I _{DDPD} I _{DDOPD} | VDDO, Outputs Low/Low | | 0.6 | 0.8 | mA | 1, 2 |

- 1. Guaranteed by design and characterization, not 100% tested in production.
- 2. Input clock stopped.

Electrical Characteristics—Output Duty Cycle, Jitter, Skew and PLL Characteristics

TA = T_{AMB}, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
|------------------------|-----------------------|---|------|------|------|-------|-------|
| DI I Dan duri dib | BW | -3dB point in High BW Mode | 2 | 2.7 | 4 | MHz | 1,5 |
| PLL Bandwidth | | -3dB point in Low BW Mode | 1 | 1.4 | 2 | MHz | 1,5 |
| PLL Jitter Peaking | t _{JPEAK} | Peak Pass band Gain | | 1.1 | 2 | dB | 1 |
| Duty Cycle | t _{DC} | Measured differentially, PLL Mode | 45 | 50.1 | 55 | % | 1 |
| Duty Cycle Distortion | t _{DCD} | Measured differentially, Bypass Mode @100MHz | -1 | 0.03 | 1 | % | 1,3 |
| | t _{pdBYP} | Bypass Mode, V _T = 50% | 2000 | 2500 | 3000 | ps | 1 |
| Skew, Input to Output | t _{pdPLL} | PLL Mode V _T = 50% | -100 | -4 | 100 | ps | 1,4 |
| Skew, Output to Output | t _{sk3} | V _T = 50% | | 39 | 50 | ps | 1,4 |
| litter Cycle to evale | | PLL mode | | 14 | 50 | ps | 1,2 |
| Jitter, Cycle to cycle | t _{jcyc-cyc} | Additive Jitter in Bypass Mode | | 0.10 | 25 | ps | 1,2 |

- 1. Guaranteed by design and characterization, not 100% tested in production.
- 2. Measured from differential waveform
- 3. Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.
- 4. All outputs at default slew rate
- 5. The MIN/TYP/MAX values of each BW setting track each other, i.e., Low BW MAX will never occur with Hi BW MIN.

Electrical Characteristics—Phase Jitter Parameters — 12kHz to 20MHz

T_{AMB} = over the specified operating range. Supply Voltages per normal operation conditions. See Test Loads for loading conditions.

| Parameter | Symbol | Conditions | MIN | TYP | MAX | Specification Limit | Units | Notes |
|--|--------------------------------|---|-----|-----|-----|------------------------|---------|---------|
| 12k-20M <i>Additive</i> Phase Jitter, Fan-out Buffer Mode | t _{jph12k-} 20MFOB | Fan-out Buffer M ode, SSC OFF, 156.25MHz | | 156 | | n/a | fs(rms) | 1, 2, 3 |

Notes:

- 1. Applies to all differential outputs, guaranteed by design and characterization. See Test Loads for measurement setup details.
- 2. 12kHz to 20M Hz brick wall filter.
- 3. For RMS values additive jitter is calculated by solving for b where $[b = sqrt(c^2 a^2)]$, a is rms input jitter and c is rms total jitter.

Electrical Characteristics-Additive PCIe Phase Jitter for Fanout Buffer Mode^[7]

TAMB = over the specified operating range. Supply Voltages per normal operation conditions. See Test Loads for loading conditions.

| Parameter | Symbol | Conditions | MIN | TYP | MAX | Limit | Units | Notes |
|--|-----------------|----------------------------------|-----|-------|-------|-------|-------------|------------|
| | tjphPCleG1-CC | PCIe Gen 1 (2.5 GT/s) | | 1.7 | 3.0 | 86 | ps (p-p) | 1, 2 |
| | | PCIe Gen 2 Hi Band (5.0 GT/s) | | 0.033 | 0.049 | 3 | ps (RMS) | 1, 2 |
| Additive PCIe Phase Jitter, | tjphPCleG2-CC | PCIe Gen 2 Lo Band (5.0 GT/s) | | 0.122 | 0.199 | 3.1 | ps (RMS) | 1, 2 |
| Fan-out Buffer Mode (Common Clocked | tjphPCleG3-CC | PCIe Gen 3 (8.0 GT/s) | | 0.059 | 0.098 | 1 | ps (RMS) | 1, 2 |
| Architecture) | tjphPCleG4-CC | PCIe Gen 4 (16.0 GT/s) | | 0.059 | 0.098 | 0.5 | ps (RMS) | 1, 2, 3, 4 |
| | tjphPCleG5-CC | PCIe Gen 5 (32.0 GT/s) | | 0.023 | 0.038 | 0.15 | ps (RMS) | 1, 2, 3, 5 |
| | tjphPCleG6-CC | PCIe Gen 6 (64.0 GT/s) | | 0.015 | 0.02 | 0.1 | ps (RMS) | 1, 2, 3, 5 |
| | tjphPCleG1-SRIS | PCIe Gen 1 (2.5 GT/s) | | 0.175 | 0.038 | n/a | ps (RMS) | 1, 2, 6 |
| Additive PCIe | tjphPCleG2-SRIS | PCIe Gen 2 (5.0 GT/s) | | 0.156 | 0.275 | n/a | ps (RMS) | 1, 2, 6 |
| Phase Jitter, Fan-out Buffer | tjphPCleG3-SRIS | PCIe Gen 3 (8.0 GT/s) | | 0.041 | 0.247 | n/a | ps (RMS) | 1, 2, 6 |
| Mode (SRIS Architecture) | tjphPCleG4-SRIS | PCIe Gen 4 (16.0 GT/s) | | 0.043 | 0.064 | n/a | ps (RMS) | 1, 2, 6 |
| Architecture) | tjphPCleG5-SRIS | PCIe Gen 5 (32.0 GT/s) | | 0.036 | 0.066 | n/a | ps (RMS) | 1, 2, 6 |
| | tjphPCleG6-SRIS | PCIe Gen 6 (32.0 GT/s) | | 0.012 | 0.02 | n/a | ps (RMS) | 1, 2, 6 |

Notes:

- 1. The Refclk jitter is measured after applying the filter functions found in PCI Express Base Specification 5.0, Revision 1.0. See the Test Loads section of the data sheet for the exact measurement setup. The total Ref Clk jitter limits for each data rate are listed for convenience. The worst-case results for each data rate are summarized in this table. If oscilloscope data is used, equipment noise is removed from all results.
- 2. Jitter measurements shall be made with a capture of at least 100,000 clock cycles captured by a real-time oscilloscope (RTO) with a sample rate of 20 GS/s or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for RTO measurements. Alternately Jitter measurements may be used with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding the frequency content up to an offset from the carrier frequency of at least 200 MHz (at 300 MHz absolute frequency) below the Nyquist frequency. For PNA measurements for the 2.5 GT/s data rate, the RMS jitter is converted to peak-to-peak jitter using a multiplication factor of 8.83. In the case where real-time oscilloscope and PNA measurements have both been done and producedifferent results the RTO result must be used.
- 3. SSC spurs from the fundamental and harmonics are removed up to a cutofffrequency of 2 MHz taking care to minimize removal of any non-SSC content.
- 4. Note that 0.7 ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 5. Note that 0.25 ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 6. The PCI Express Base Specification 5.0, Revision 1.0 provides the filters necessary to calculate SRIS jitter values, however, it does not provide specification limits, hence the n/a in the Limit column. SRIS values are informative only. In general, a clock operating in an SRIS system must be twice as good as a clock operating in a Common Clock system. For RMS values, twice as good is equivalent to dividing the CC value by $\sqrt{2}$. And additional consideration is the value for which to divide by $\sqrt{2}$. The conservative approach is to divide the ref clock jitter limit, and the case can be made for dividing the channel simulation values by $\sqrt{2}$, if the ref clock is close to the Tx clock input. An example for Gen4 is as follows. A "rule-of-thumb" SRIS limit would be either 0.5ps RMS/ $\sqrt{2}$ = 0.35ps RMS if the clock chip is far from the clock input, or 0.7ps RMS/ $\sqrt{2}$ = 0.5ps RMS if the clock chip is near the clock input.
- 7. Additive jitter for RMS values is calculated by solving for b where $b = \sqrt{(c^2 a^2)}$, and a is rms input jitter and c is rms output jitter.



SMBus Interface

Write Sequence

- Controller (host) sends a start bit
- Controller (host) sends the write address
- RS2CB2208 clock will acknowledge
- Controller (host) sends the beginning byte Location= N
- RS2CB2208 clock will acknowledge
- Controller (host) sends the byte count = X
- RS2CB2208 clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- RS2CB2208 clock will acknowledge each byte one at a time
- Controller (host) sends a stop bit

| | Index Blo | ck V | /rite Operation |
|-----------|-----------|--------|-------------------------------|
| Controlle | er (Host) | | RS2CB2208 (Slave/Receiver) |
| Т | start bit | | |
| Slave A | ddress | | |
| WR | WR Write | | |
| | | | ACK |
| Beginning | Byte = N | | |
| | | | ACK |
| Data Byte | Count = X | | |
| | | | ACK |
| Beginnin | g Byte N | | |
| | | | ACK |
| 0 | | × | |
| 0 | | X Byte | 0 |
| 0 | | e | 0 |
| | | | 0 |
| Byte N | + X - 1 | | |
| | | | ACK |
| Р | stop bit | | |

Read Sequence

- Controller (host) will send a start bit
- Controller (host) sends the write address
- RS2CB2208 clock will acknowledge
- Controller (host) sends the beginning byte Location= N
- RS2CB2208 clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- RS2CB2208 clock will acknowledge
- RS2CB2208 clock will send the data byte count = X
- RS2CB2208 clock sends Byte N+X-1
- RS2CB2208 clock sends Byte L through Byte X (if X(H) was written to Byte 7)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

| | Index Block | Read | Operation |
|------|--------------------|--------|-------------------------------|
| Cor | ntroller (Host) | | RS2CB2208 (Slave/Receiver) |
| Т | start bit | | |
| SI | ave Address | | |
| WR | Write | | |
| | | | ACK |
| Begi | Beginning Byte = N | | |
| | | | ACK |
| RT | Repeat start | | |
| SI | ave Address | | |
| RD | Read | | |
| | | | ACK |
| | | | |
| | | | Data Byte Count=X |
| | ACK | | |
| | | | Beginning Byte N |
| | ACK | | |
| | | e) | 0 |
| | 0 | X Byte | 0 |
| | 0 | × | 0 |
| | 0 | | |
| | | | Byte N + X - 1 |
| N | Not | | |
| Р | stop bit | | |

15

SMBus Table: Output Enable Register ¹

| Byte 0 | Name | Control Function | Туре | 0 | 1 | Default |
|--------|---------|------------------|------|---------|-------------|---------|
| Bit 7 | DIF OE7 | Output Enable | RW | Low/Low | OE7#control | 1 |
| Bit 6 | DIF OE6 | Output Enable | RW | Low/Low | OE6#control | 1 |
| Bit 5 | DIF OE5 | Output Enable | RW | Low/Low | OE5#control | 1 |
| Bit 4 | DIF OE4 | Output Enable | RW | Low/Low | OE4#control | 1 |
| Bit 3 | DIF OE3 | Output Enable | RW | Low/Low | OE3#control | 1 |
| Bit 2 | DIF OE2 | Output Enable | RW | Low/Low | OE2#control | 1 |
| Bit 1 | DIF OE1 | Output Enable | RW | Low/Low | OE1#control | 1 |
| Bit 0 | DIF OE0 | Output Enable | RW | Low/Low | OE0#control | 1 |

^{1.} A low on these bits will override the OE# pin and force the differential output Low/Low

SMBus Table: PLL Operating Mode and Output Amplitude Control Register

| Byte 1 | Name | Control Function | Туре | 0 | 1 | Default |
|--------|-----------------|-------------------------------|-----------------|-----------------------------------|-----------------------------------|---------|
| Bit 7 | PLLMODERB1 | PLL Mode Readback Bit 1 | R | | | Latch |
| Bit 6 | PLLMODERB0 | PLL Mode Readback Bit 0 | R | See PLL Operation | ng ModeTable | Latch |
| Bit 5 | PLLMODE_SWCNTRL | Enable SW control of PLL Mode | RW | Values in B1[7:6] set PLL Mode | Values in B1[4:3] set PLL Mode | 0 |
| Bit 4 | PLLMODE1 | PLL Mode Control Bit 1 | RW ¹ | | | 0 |
| Bit 3 | PLLMODE0 | PLL Mode Control Bit 0 | RW ¹ | See PLL Operation | ng ModeTable | 0 |
| Bit 2 | | Reserved | | | | 1 |
| Bit 1 | AMPLITUDE 1 | | RW | 00 = 0.6V | 01 = 0.7V | 1 |
| Bit 0 | AMPLITUDE 0 | Controls Output Amplitude | RW | 10= 0.8V | 11 = 0.9V | 0 |

^{1.} B1[5] must be set to a 1 for these bits to have any effect on the part.

SMBus Table: DIF Slew Rate Control Register

| | o rabio. Dii Giow Mate Goil | | | | | | | | | | | |
|--------|-----------------------------|--------------------------|------|--------------|--------------|---------|--|--|--|--|--|--|
| Byte 2 | Name | Control Function | Type | 0 | 1 | Default | | | | | | |
| Bit 7 | SLEWRATESEL DIF7 | Adjust Slew Rate of DIF7 | RW | Slow setting | Fast setting | 1 | | | | | | |
| Bit 6 | SLEWRATESEL DIF6 | Adjust Slew Rate of DIF6 | RW | Slow setting | Fast setting | 1 | | | | | | |
| Bit 5 | SLEWRATESEL DIF5 | Adjust Slew Rate of DIF5 | RW | Slow setting | Fast setting | 1 | | | | | | |
| Bit 4 | SLEWRATESEL DIF4 | Adjust Slew Rate of DIF4 | RW | Slow setting | Fast setting | 1 | | | | | | |
| Bit 3 | SLEWRATESEL DIF3 | Adjust Slew Rate of DIF3 | RW | Slow setting | Fast setting | 1 | | | | | | |
| Bit 2 | SLEWRATESEL DIF2 | Adjust Slew Rate of DIF2 | RW | Slow setting | Fast setting | 1 | | | | | | |
| Bit 1 | SLEWRATESEL DIF1 | Adjust Slew Rate of DIF1 | RW | Slow setting | Fast setting | 1 | | | | | | |
| Bit 0 | SLEWRATESEL DIF0 | Adjust Slew Rate of DIF0 | RW | Slow setting | Fast setting | 1 | | | | | | |

SMBus Table: Frequency Select Control Register

| Byte 3 | Name | Control Function | Туре | 0 | 1 | Default | |
|--------|----------------|----------------------------------|-----------------|------------------------------|-----------------------------|---------|--|
| Bit 7 | | Reserved | | | | 1 | |
| Bit 6 | | Reserved | | | | 1 | |
| Bit 5 | FREQ_SEL_EN | Enable SW selection of frequency | RW | SW frequency change disabled | SW frequency change enabled | 0 | |
| Bit 4 | FSEL1 | Freq. Select Bit 1 | RW ¹ | | | 0 | |
| Bit 3 | FSEL0 | Freq. Select Bit 0 | RW ¹ | See Frequency | Select Table | 0 | |
| Bit 2 | | Reserved | | | | 1 | |
| Bit 1 | | Reserved | | | | | |
| Bit 0 | SLEWRATESEL FB | Adjust Slew Rate of FB | RW | Slow setting | Fast setting | 1 | |

^{1.} B3[5] must be set to a 1 for these bits to have any effect on the part.

Byte 4 is Reserved and reads back 'hFF



SMBus Table: Revision and Vendor ID Register

| Byte 5 | Name | Control Function | Туре | 0 | 1 | Default |
|--------|------|------------------|------|-------------------|--------|---------|
| Bit 7 | RID3 | | R | | | 0 |
| Bit 6 | RID2 | | R | | 0 | |
| Bit 5 | RID1 | Revision ID | R | A rev = | = 0000 | 0 |
| Bit 4 | RID0 | | R | | | 0 |
| Bit 3 | VID3 | | R | | | 0 |
| Bit 2 | VID2 | | R | | | 0 |
| Bit 1 | VID1 | VENDOR ID | R | 0001 = RSM | | 0 |
| Bit 0 | VID0 | | R | | | 1 |

SMBus Table: Device Type/Device ID

| Byte 6 | Name | Control Function | Туре | 0 | 1 | Default |
|--------|--------------|------------------|------|---|---|---------|
| Bit 7 | Device Type1 | | R | 00 = FGx, 01 = DBx, 10 = DMx, 11= Reserved | | 0 |
| Bit 6 | Device Type0 | Device Type | R | | | 1 |
| Bit 5 | Device ID5 | Device ID | R | 001000 binary or 08 hex | | 0 |
| Bit 4 | Device ID4 | | R | | | 0 |
| Bit 3 | Device ID3 | | R | | | 1 |
| Bit 2 | Device ID2 | | R | | | 0 |
| Bit 1 | Device ID1 | | R | | | 0 |
| Bit 0 | Device ID0 | | R | | | |


SMBus Table: Byte Count Register

| Byte 7 | Name | Control Function | Туре | 0 | 1 | Default |
|--------|----------|------------------------|------|---|---|---------|
| Bit 7 | Reserved | | | | | 0 |
| Bit 6 | Reserved | | | | | 0 |
| Bit 5 | Reserved | | | | | 0 |
| Bit 4 | BC4 | | RW | | | 0 |
| Bit 3 | BC3 | Byte Count Programming | RW | Addition to this moder | 1 | |
| Bit 2 | BC2 | | RW | Writing to this register will configure how many bytes will be read back, default is = 8 bytes. | | 0 |
| Bit 1 | BC1 | | RW | | | 0 |
| Bit 0 | BC0 | | RW | | - | 0 |



Package Information

TQFN_48L





Revision History

| Revision | Description | Date |
|----------|-----------------|------------|
| 1.0 | Initial release | 2025/11/14 |
| | | |
| | | |