



Features

- Low Power 4 LVCMOS Output Clock Buffer
- 12kHz to 20MHz additive phase jitter: <30fs RMS at 156.25MHz@3.3V
- Operates DC to 200 MHz
- Universal Input: LVCMOS and LVTTTL
- Output Skew: < 50ps
- Spread-spectrum tolerant
- 1.8V,2.5V,3.3V or 5V Power Supply
- -40 to +85°C
- SOP-8 package

Applications

- General-Purpose Applications
- Networking
- Portable Test and Measurement

Description

The RS2CB553 device is a low-Jitter, low-skew, low-cost, small size, Fan out 1:4 clock buffer.

For more than 10 outputs see the RS2CBXX10 series of clock drivers.

The RS2CB553 operates from 1.8V to 5V power supply. The Clock input and output tolerance can reach up to 5V.


Ordering Information

Part Number	Package	Description
RS2CB553WE	SOP-8	pitch 1.27mm

Notes:

[1] E = Pb-free and Green

Block Diagram





Pin Configuration




Figure 1 Pin Assignments for SOP8

Pin Description

Table 1. Pin Descriptions

Pin Name	Pin Number	Type	Description
VDD	1	Power	Power Supply
GND	4	GND	Ground pin
OE	8	I, SE, PU	Output Enable. Tri-states outputs when low. Internal pull-up resistor. 1 = enable output, 0 = disable output
ICLK	5	I, SE, PU	Clock input. 5V tolerant input. internal pull-up resistor.
Q0	2	O, SE	LVCMOS Clock Output 0.
Q1	3	O, SE	LVCMOS Clock Output 1.
Q2	6	O, SE	LVCMOS Clock Output 2.
Q3	7	O, SE	LVCMOS Clock Output 3.

External Components

A minimum number of external components are required for proper operation. A decoupling capacitor of 0.01 uF should be connected between VDD on pin 1 and GND on pin 4, as close to the device as possible. A 33Ω series terminating resistor may be used on each clock output if the trace is longer than 1 inch.

For achieving the lowest output skew, all 4 outputs must have identical terminations, identical loads and identical trace geometries. If don't do this, the output skew will be degraded. For example, using a 30Ω series termination on one output (with 33Ω on the others outputs) will cause at least 15ps of skew deterioration.



Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the RS2CB553 at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 2. Absolute Maximum Ratings

Parameter	Symbol	Conditions	MIN	TYP	MAX	Units
Supply Voltage	VDD				5.5	V
All Inputs and Outputs			-0.5		VDD+0.5	V
Ambient Operating Temperature, Commercial	T _{AC}		0		70	°C
Ambient Operating Temperature, Industrial	T _{AI}		-40		85	°C
Lead Temperature (solder 4 s)	T _L				260	°C
Storage Temperature	T _S		-65		150	°C
Junction Temperature	T _J	Maximum operating junction temperature.			125	°C
Input ESD Protection	ESD	Human Body Model.			2500	V
		Charged-device Model			1000	V

Recommended Operating Conditions

Table 3. Recommended Operating Conditions

Parameter	Symbol	Conditions	MIN	TYP	MAX	Units
Core Supply Voltage	V _{DD}		2.375		5	V
Operating Temperature	T _A		-40	25	85	°C



DC Characteristics

VDD=1.8V ±5%, Ambient temperature -40°C ≤ TA ≤ 85°C, unless stated otherwise.

Table 4. DC Characteristics

Parameter	Symbol	Test Conditions	MIN	TYP	MAX	Units	Notes
Operating Voltage	VDD		1.71		1.89	V	
Input High Voltage, ICLK	V _{IH}		VDD/2+0.3		5.5	V	1
Input Low Voltage, ICLK	V _{IL}				VDD/2-0.5	V	1
Input High Voltage, OE	V _{IH}		1.4		VDD	V	
Input Low Voltage, OE	V _{IL}				0.4	V	
Output High Voltage	V _{OH}	I _{OH} = -16 mA	1.4			V	
Output Low Voltage	V _{OL}	I _{OL} = 16 mA			0.5	V	
Output High Voltage (CMOS Level)	V _{OH}	I _{OH} = -12 mA	VDD-0.4			V	
Operating Supply Current	IDD	No load, 135 MHz		20		mA	
Short Circuit Current	I _{OS}			±28		mA	

VDD=2.5V ±5%, Ambient temperature -40°C ≤ TA ≤ 85°C, unless stated otherwise.

Table 5. DC Characteristics

Parameter	Symbol	Test Conditions	MIN	TYP	MAX	Units	Notes
Operating Voltage	VDD		2.375		2.625	V	
Input High Voltage, ICLK	V _{IH}		VDD/2+0.5		5.5	V	1
Input Low Voltage, ICLK	V _{IL}				VDD/2-0.5	V	1
Input High Voltage, OE	V _{IH}		2		VDD	V	
Input Low Voltage, OE	V _{IL}				0.4	V	
Output High Voltage	V _{OH}	I _{OH} = -16 mA	2			V	
Output Low Voltage	V _{OL}	I _{OL} = 16 mA			0.5	V	
Output High Voltage (CMOS Level)	V _{OH}	I _{OH} = -12 mA	VDD-0.4			V	
Operating Supply Current	IDD	No load, 135 MHz		25		mA	
Short Circuit Current	I _{OS}			±28		mA	



VDD=3.3V ±5% , Ambient temperature -40°C ≤ TA ≤ 85°C, unless stated otherwise.

Table 6. DC Characteristics

Parameter	Symbol	Test Conditions	MIN	TYP	MAX	Units	Notes
Operating Voltage	VDD		3.15		3.45	V	
Input High Voltage, ICLK	V _{IH}		VDD/2+0.7		5.5	V	1
Input Low Voltage, ICLK	V _{IL}				VDD/2-0.7	V	1
Input High Voltage, OE	V _{IH}		2		VDD	V	
Input Low Voltage, OE	V _{IL}				0.4	V	
Output High Voltage	V _{OH}	I _{OH} = -25 mA	2.4			V	
Output Low Voltage	V _{OL}	I _{OL} = 25 mA			0.8	V	
Output High Voltage (CMOS Level)	V _{OH}	I _{OH} = -12 mA	VDD-0.4			V	
Operating Supply Current	IDD	No load, 135 MHz		35		mA	
Short Circuit Current	I _{OS}			±50		mA	

VDD=5.0V ±10% , Ambient temperature -40°C ≤ TA ≤ 85°C, unless stated otherwise.

Table 7. DC Characteristics

Parameter	Symbol	Test Conditions	MIN	TYP	MAX	Units	Notes
Operating Voltage	VDD		4.75		5.25	V	
Input High Voltage, ICLK	V _{IH}		VDD/2+1		5.5	V	1
Input Low Voltage, ICLK	V _{IL}				VDD/2-1	V	1
Input High Voltage, OE	V _{IH}		2.6		VDD	V	
Input Low Voltage, OE	V _{IL}				0.4	V	
Output High Voltage	V _{OH}	I _{OH} = -45 mA	2.4			V	
Output Low Voltage	V _{OL}	I _{OL} = 45 mA			0.5	V	
Output High Voltage (CMOS Level)	V _{OH}	I _{OH} = -12 mA	VDD-0.4			V	
Operating Supply Current	IDD	No load, 135 MHz		50		mA	
Short Circuit Current	I _{OS}			±80		mA	

1. Nominal switching threshold is VDD/2.



AC Characteristics

VDD=1.8V ±5%, Ambient temperature -40°C ≤ TA ≤ 85°C, unless stated otherwise.

Table 8. AC Characteristics

Parameter	Symbol	Test Conditions	MIN	TYP	MAX	Units	Notes
Input Frequency	F _{IN}				200	MHz	
Input duty cycle	IDC		40%		60%		
Output Frequency	F _{OUT}	15pF load			200	MHz	4
Output Clock Rise Time	t _R	0.8 to 1.4V, 15pF load			1.5	ns	
Output Clock Fall Time	t _F	1.4 to 0.8V, 15pF load			1.5	ns	
Propagation Delay				3		ns	1
Output to Output Skew		Rising edges at VDD/2			50	ps	2

VDD=2.5V ±5%, Ambient temperature -40°C ≤ TA ≤ 85°C, unless stated otherwise.

Table 9. AC Characteristics

Parameter	Symbol	Test Conditions	MIN	TYP	MAX	Units	Notes
Input Frequency	F _{IN}				200	MHz	
Input duty cycle	IDC		40%		60%		
Output Frequency	F _{OUT}	15pF load			200	MHz	4
Output Clock Rise Time	t _R	0.8 to 2.0V, 15pF load			1.5	ns	
Output Clock Fall Time	t _F	2.0 to 0.8V, 15pF load			1.5	ns	
Propagation Delay				3		ns	1
Output to Output Skew		Rising edges at VDD/2			50	ps	2

VDD=3.3V ±5% , Ambient temperature -40°C ≤ TA ≤ 85°C, unless stated otherwise.

Table 10. AC Characteristics

Parameter	Symbol	Test Conditions	MIN	TYP	MAX	Units	Notes
Input Frequency	F _{IN}				200	MHz	
Input duty cycle	IDC		40%		60%		
Output Frequency	F _{OUT}	15pF load			200	MHz	4
Output Clock Rise Time	t _R	0.8 to 2.0V, 15pF load			1.0	ns	
Output Clock Fall Time	t _F	2.0 to 0.8V, 15pF load			1.0	ns	
Propagation Delay				2.6		ns	1
Output to Output Skew		Rising edges at VDD/2			50	ps	2



VDD=5.0V ±5% , Ambient temperature -40°C ≤ TA ≤ 85°C, unless stated otherwise.

Table 9. AC Characteristics

Parameter	Symbol	Test Conditions	MIN	TYP	MAX	Units	Notes
Input Frequency	FIN				200	MHz	
Input duty cycle	IDC		40%		60%		
Output Frequency	FOUT	15pF load			200	MHz	4
Output Clock Rise Time	tR	0.8 to 2.0V, 15pF load			0.7	ns	
Output Clock Fall Time	tF	2.0 to 0.8V, 15pF load			0.7	ns	
Propagation Delay				2.5		ns	1
Output to Output Skew		Rising edges at VDD/2			50	ps	2

1. With rail to rail input clock.
2. Between any 2 outputs with equal loading.
3. Duty cycle on outputs will match incoming clock duty cycle.
4. With external series resistor of 33Ω positioned close to each output pin.

Additive Jitter Characteristics

Table 11. Additive Jitter Characteristics

Characterized using RS2CB553 Performance when VDD= 3.3V. Outputs not under test are terminated to 50Ω.

Parameter	Symbol	Test Conditions	MIN	TYP	MAX	Units	Notes
Additive phase jitter	tjitter	12 kHz to 5 MHz, f _{out} = 50 MHz		50		fs rms	1
		12 kHz to 20 MHz, f _{out} = 156.25 MHz		30			

1. CMOS input slew rate ≥ 2 V/ns, CL = 5 pF. With rail to rail input clock.



Package Information

SOP-8

SYMBOLS	MIN.	NOM.	MAX.
A	—	—	1.75
A1	0.10	—	0.25
A2	1.25	—	—
b	0.31	—	0.51
c	0.10	—	0.25
D	4.80	4.90	5.00
E	5.80	6.00	6.20
E1	3.80	3.90	4.00
e	1.27 BSC		
L	0.40	—	1.27
h	0.25	—	0.50
θ°	0	—	8

Recommended Land Pattern

SOP08 POD

Raystar Microelectronics Technology Inc.

Note:

- 1.All dimensions are in mm. Angels in degrees.
- 2.Dimensions exclude burrs, mold flash or protrusions.
- 3.Refer Jedec MS-012
4. Recommended land pattern is for reference only.



Revision History

Revision	Description	Date
0.9	Preliminary release	2024/06/21
1.0	Initial release	2024/09/30
1.1	Add 1.8V DC and AC characteristics	2024/12/31