

Features

• Operating Frequency: 0MHz~200 MHz

Low noise: <50fs rmslow skew: < 50ps

Fast rise/fall time: 1.0ns typ.Propagation delay: 2.5ns typ.

• Industrial temperature (-40°C to 85°C)

• 3.3V/2.5V/1.8V power supply

• Packaging (Pb-free & Green available)

Applications

33 MHz PCI-to- 133 MHz PCIX controllers

• 80 MHz for 10/100 Mbps Ethernet

125 MHz for Gigabit networking

155.520 MHz for Optical OC3/SDH/SONET

Block Diagram




Figure 1 Block Diagram

Description

Raystar's RS302 are low-skew, low- noise, high speed clock buffers and are ideal for computing, networking, and communication applications.

Application examples include PCI(X) clock buffers in servers and workstations, PCI(X) Storage Area Network (SAN), and RAID controllers. They are used for networking and communications applications requiring 80 MHz for 10/100 Mbps Ethernet and 125 MHz for Gigabit networking clocks. To reduce EMI emission and power consumption, all outputs can be disabled to Low-state by asserting a low signal to the OE (Output Enable) pin. RS302 output impedance is 25-ohms.

Order Information

| Part Number | Package | Description |
|-------------|-------------|--------------|
| RS302WE | 8-Pin SOIC | 4.9mmx6mm |
| RS302UE | 8-Pin MSOP | 3.2mmx5.15mm |
| RS302TE | 8-Pin TSSOP | 3mmx6.4mm |
| RS302ZAE | 8-Pin DFN8 | 2mmx2mm |
| RS302ZFE | 8-Pin DFN8 | 1.5mmx1.5mm |

Notes

1

[1] E = Pb-free and Green



Pin Configuration




Table 1 Function table

| INPUT | | OUTPUT |
|--------|----|--------|
| CLK_IN | OE | Y[0:1] |
| X | L | L |
| L | Н | L |
| Н | Н | Н |

Pin Description

| Pin name | Pin No. | Туре | Description |
|----------|---------|--------|--|
| CLK_IN | 1 | Input | clock input |
| OE | 2 | Input | Active High Output Enable. Y[0:1] outputs will be Low Level when OE is low |
| Y[0:1] | 3,8 | Output | LVCMOS level outputs |
| GND | 4 | Ground | Ground |
| VDD | 6 | Power | 3.3V/2.5V/1.8V Power Supply |
| NC | 5,7 | | No connect |



Absolute Maximum Ratings

| Parameter | Range |
|---|-------------------|
| Supply Voltage (VDD) | -0.0V to +6.5V |
| Input Voltage | -0.5V to VDD+0.5V |
| Industrial Operating Temperature | -40°C to +85°C |
| Storage Temperature | -65°C to +150°C |
| Junction Temperature | 150°C |
| Input ESD MIL- 883, method 3015, human body model | 2KV |

Recommended Operating Conditions

| Symbol | Parameter | MIN | MAX | Unit |
|----------------|--------------------------------|------|------|------|
| VDD | I/O Supply, Analog Core Supply | 1.62 | 3.63 | V |
| T _A | Industrial Ambient Temperature | -40 | +85 | ° C |

DC Electrical Characteristics

 $(TA = -40 \sim 85^{\circ}C, VCC = 3.3V \pm 0.3V)$

| Symbol | Parameter | Conditions | MIN | TYP | MAX | Unit |
|-----------------|--------------------------------|-------------------------|-----|-----|-----|------|
| VIL | Low Input Voltage | | | | 0.8 | V |
| VIH | High Input Voltage | | 2.0 | | | |
| lıL | Low Input Current | VIN = 0V | | | 5 | μΑ |
| I _{IH} | High Input Current | VIN = VDD | | | 5 | |
| Vol | Low Output Voltage | I _{OL} = 12mA | | | 0.4 | V |
| V _{OH} | High Output Voltage | I _{OH} = -12mA | 2.4 | | | |
| Со | Output Capacitance | | | 3 | 7 | pF |
| Сі | Input Capacitance | | | 3 | 5 | |
| | | CL = 33pF/33MHz | | 20 | | |
| | | CL = 33pF/66MHz | | 40 | | |
| la- | Supply Current | CL = 22pF/80MHz | | 35 | | mA |
| IDD | I _{DD} Supply Current | CL = 15pF/100MHz | | 32 | | IIIA |
| | | CL = 10pF/125MHz | | 28 | | |
| | | CL = 10pF/155MHz | | 41 | | |
| Zo | Output Impedance | | | 25 | | Ω |
| L | Pin Inductance | | | | 7 | nH |

3



AC Characteristics

 $(TA = -40 \sim 85 \circ C, VCC = 3.3 V \pm 0.3 V, 33 pF/66 MHz and 10 pF/160 MHz)$


| Symbol | Parameter | Conditions | MIN | TYP | MAX | Unit |
|------------------------------------|-------------------------------|---|-----|-----|-----|------|
| F _{IN} | Input frequency | | 0 | | 200 | MHz |
| T _{PLH} | Low-to-high propagation delay | CLK_IN to Y[0:1] rising edges @ 1.5V | 1.0 | 1.7 | 3.0 | 2 |
| T _{PHL} | High-to-low propagation delay | CLK_IN to Y[0:1] falling edges @ 1.5V | 1.0 | 1.7 | 3.0 | ns |
| T _{SK(O)} | Output skew | @ 1.5V | | | 150 | |
| T _{SK(P)} | Pulse skew | @ 1.5V | | | 300 | ps |
| T _{SK(T)} | Package skew (1) | @ 1.5V | | | 500 | Po |
| T_R, T_F | Rise, Fall time | 0.65V~2.65V | | 0.7 | 1.4 | |
| T _{PZL} ,T _{PZH} | Output enable time | | | | 5 | ns |
| T _{PLZ} ,T _{PHZ} | Output disable time | | | | 10 | |
| T _{DC} | Output duty cycle | T _{DC} = t _H /t _{CY} , t _H = High Pulse Width | 45 | | 55 | % |

4


Note:

- 1. Identical traces, loads, power supply.
- 2. Maximum Output Skew is 100ps when frequency is below 125MHz with 10pF loading.


Parameter Measurement Information




Test Load Circuit



Application Load With 50-Ω Termination



Application Load With Termination



Rise and Fall Time


5 RSM-DS-R-0140



Power Supply Recommendations

High-performance clock buffers can be sensitive to noise on the power supply, which may dramatically increase the additive jitter of the buffer. Thus, it is essential to manage any excessive noise from the system power supply, especially for applications where the jitter and phase noise performance is critical.

Filter capacitors are used to eliminate the low-frequency noise from the power supply, where the bypass capacitors provide the very low impedance path for high-frequency noise and guard the power supply system against induced fluctuations. These bypass capacitors also provide instantaneous current surges as required by the device and should have low equivalent series resistance (ESR). To properly bypass the supply, the decoupling capacitors must be placed very close to the power-supply terminals, be connected directly to the ground plane, and laid out with short loops to minimize inductance. TI recommends adding as many high-frequency (for example, 0.1 µF) bypass capacitors, as there are supply terminals in the package. TI recommends, but does not require, inserting a ferrite bead between the board power supply and the chip power supply that isolates the high-frequency switching noises generated by the clock buffer; these beads prevent the switching noise from leaking into the board supply. It is imperative to choose an appropriate ferrite bead with very low DC resistance to provide adequate isolation between the board supply and the chip supply, as well as to maintain a voltage at the supply terminals that is greater than the minimum voltage required for proper operation.




6





Package Information

8-Pin SOIC (W)




8-Pin MSOP (U)





| SYMBOL | Min. | Max |
|--------|------|------|
| Α | | 1.10 |
| A1 | 0.00 | 0.15 |
| A2 | 0.75 | 0.95 |
| b | 0.22 | 0.38 |
| С | 0.08 | 0.23 |
| D | 2.80 | 3.20 |
| E | 4.65 | 5.15 |
| E1 | 2.80 | 3.20 |
| е | 0.65 | BSC |
| L | 0.40 | 0.80 |
| L1 | 0.95 | REF |
| θ | 0° | 8° |



Note:

- 1.All dimensions are in mm. Angels in degrees.
- 2.Refer Jedec MO-187
- 3. Dimensions exclude burrs, mold flash or protrusions.




8

MSOP08 POD Rev.0

Raystar Microelectronics Technology Inc.




8-Pin TSSOP (T)



9



8-Pin DFN8 (ZA)



| SYMBOL | M | ILLIMETI | ER |
|--------|-------|----------|-------|
| SIMBOL | MIN | NOM | MAX |
| A | 0.70 | 0.75 | 0.80 |
| A1 | 0 | 0.02 | 0.05 |
| b | 0. 18 | 0.25 | 0.30 |
| b1 | | 0.18REF | |
| С | | 0.203REF | ì |
| D | 1. 90 | 2. 00 | 2. 10 |
| e | | 0. 50BSC | |
| Nd | | 1.50BSC | |
| E | 1. 90 | 2. 00 | 2. 10 |
| L | 0. 45 | 0.50 | 0. 55 |
| h | 0. 10 | 0. 15 | 0. 20 |

Notes:

- 1. All dimensions are in mm. Angles in degrees.
- 2. Refer JEDEC MO-229
- 3. Dimensions exclude burrs, mold flash or protrusions.




DFN 2X2X0.75-8L(ZA08) POD Rev.0

Raystar Microelectronics Technology Inc.



8-Pin DFN8 (ZF)





Revision History

| Revision | Description | Date |
|----------|----------------------------------|-----------|
| V1.0 | 1. Initial Release | 2025/1/7 |
| V1.1 | Add DFN8-1.5mmx1.5mm(ZF) package | 2025/1/22 |