



Features

- 2-bit bidirectional translator for SDA and SCL lines in mixed-mode I<sup>2</sup>C-bus applications
- Standard-mode, Fast-mode, and Fast-mode Plus I<sup>2</sup>C-bus and SMBus compatible
- Less than 1.5 ns propagation delay
- Allows voltage level translation between:
  - 1.0 V VREF1 and 1.8 V~5 V VREF2
  - 1.2 V VREF1 and 1.8 V~5 V VREF2
  - 1.5 V VREF1 and 2.5 V~5 V VREF2
  - 1.8 V VREF1 and 3.3 V~5 V VREF2
  - 2.5 V VREF1 and 3.3 V~5 V VREF2
  - 3.3 V VREF1 and 5 V VREF2
- Bidirectional voltage translation with no direction pin
- Low 3.5 ohm ON-state connection between input and output ports provides less signal distortion
- 5 V tolerant I<sup>2</sup>C-bus I/O ports to support mixed-mode signal operation
- Lock-up free operation for isolation when EN = LOW
- Flow through pin out for ease of printed-circuit board trace routing
- ESD protection exceeds 4000V HBM
- AEC-Q100 qualified, PPAP capable, and manufactured in IATF 16949 certified facilities.
- Extended Temperature: -40°C to +105°C

Application

- Automotive Infotainment
- Advanced Driver Assistance Systems (ADAS)
- Telematics
- I2C / SMBus/ UART

Block Diagram




Figure 1: Block Diagram

Description

The RS7LS9306Q is a dual bidirectional I<sup>2</sup>C-bus and SMBus voltage-level translator with an enable (EN) input, and is operational from 1.0 V to 3.3 V (VREF1) and 1.8 V to 5.5 V(VREF2).

The RS7LS9306Q allows bidirectional voltage translations between 1.0 V and 5 V without the use of a direction pin. The low ON-state resistance (Ron) of the switch allows connections to be made with minimal propagation delay. When EN is HIGH, the translator switch is on, and the SCL1 and SDA1 I/O are connected to the SCL2 and SDA2 I/O respectively, allowing bidirectional data flow between ports. When EN is LOW, the translator switch is off, and a high- impedance state exists between ports.

The RS7LS9306Q is not a bus buffer that provides both level translation and physically isolates to either side of the bus when both sides are connected. The RS7LS9306Q only isolates both sides when the device is disabled and provides voltage level translation when active.

The translator provides excellent ESD protection to lower voltage devices, and at the same time protects less ESD-resistant devices.

Ordering Information


Part Number	Package	Description
RS7LS9306QVE	VSSOP8	2.0mmx2.3mm

Notes

1. E= Pb-free and Green



### Pin Configuration



Pin Name	Pin NO. VSSOP8	Description
GND	1	Ground
V <sub>REF1</sub>	2	Low-voltage-side reference supply voltage for SCL1 and SDA1
SCL1	3	Serial clock, low-voltage side. Connect to VREF1 through a pullup resistor.
SDA1	4	Serial data, low-voltage side. Connect to VREF1 through a pullup resistor.
SDA2	5	Serial data, high-voltage side. Connect to VREF2 through a pullup resistor.
SCL2	6	Serial clock, high-voltage side. Connect to VREF2 through a pullup resistor.
V <sub>REF2</sub>	7	High-voltage-side reference supply voltage for SCL2 and SDA2
EN	8	Switch enable input. Connected to VREF2 and pulled up through a high resistor.

**Absolute Maximum Ratings**

Symbol	Parameter	MIN	TYP	MAX	Unit
T <sub>store</sub>	Storage Temperature	-65	-	+150	°C
V <sub>CCA</sub>	DC Supply Voltage port B	-0.3	-	6.0	V
V <sub>CCB</sub>	DC Supply Voltage port A	-0.3	-	6.0	V
V <sub>IOB</sub>	Vi(A) referenced DC Input / Output Voltage	-0.3	-	6.0	V
V <sub>IOB</sub>	Vi(B) referenced DC Input / Output Voltage	-0.3	-	6.0	V
V <sub>EN</sub>	Enable Control Pin DC Input Voltage	-0.3	-	6.0	V
I <sub>CH</sub>	Channel Current			128	mA

**Notes:**

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Recommended operation conditions**

Symbol	Parameter	MIN	TYP	MAX	Unit
V <sub>I/O</sub>	Voltage on an input/output pin	0	-	5.5	V
V <sub>REF1</sub>	Reference voltage1	0	-	5.5	V
V <sub>REF2</sub>	Reference bias voltage 2	0	-	5.5	V
V <sub>I(EN)</sub>	Input voltage on pin EN	0	-	5.5	V
I <sub>(pass)</sub>	Pass switch current	-	-	64	ns/V
T <sub>A</sub>	Ambient temperature	-40	-	105	°C

**DC Electrical Characteristics**T<sub>A</sub> = -40 °C to +105 °C; unless otherwise specified

Parameter	Description	Test Conditions (1)	MIN	TYP (2)	MAX	Unit	
<b>Input and output SDAB and SCLB</b>							
V <sub>IK</sub>	input clamping voltage	I <sub>I</sub> = -18mA; V <sub>I(EN)</sub> = 0 V	-	-	-1.2	V	
I <sub>IH</sub>	HIGH-level input current	V <sub>I</sub> = 5 V; V <sub>I(EN)</sub> = 0 V	-	-	5	μA	
C <sub>i(EN)</sub>	input capacitance on pin EN	V <sub>I</sub> = 3 V or 0 V	-	11	-	pF	
C <sub>io(off)</sub>	Off-state input/output capacitance (SCLn, SDA <sub>n</sub> )	V <sub>O</sub> = 3 V or 0 V; V <sub>I(EN)</sub> = 0 V	-	4	-	pF	
			-	10.5	-	pF	
R <sub>on</sub>	ON-state resistance <sup>(2)</sup> (SCLn, SDA <sub>n</sub> )	V <sub>I</sub> = 0V; I <sub>O</sub> = 64mA	V <sub>I(EN)</sub> = 4.5 V	-	3.5	6	Ω
			V <sub>I(EN)</sub> = 3 V	-	4.7	7	Ω
			V <sub>I(EN)</sub> = 2.3 V	-	6.3	9.5	Ω
			V <sub>I(EN)</sub> = 1.5 V	-	25.5	32	Ω
		V <sub>I</sub> = 2.4V; I <sub>O</sub> = 15mA	V <sub>I(EN)</sub> = 4.5 V	1	6	15	Ω
			V <sub>I(EN)</sub> = 3 V	20	60	140	Ω
V <sub>I</sub> = 1.7V; I <sub>O</sub> = 15mA	V <sub>I(EN)</sub> = 2.3 V	20	60	140	Ω		

**Notes:**


- All typical values are at T<sub>A</sub> = 25 °C.
- Measured by the voltage drop between the SCL1 and SCL2, or SDA1 and SDA2 terminals at the indicated current through the switch. ON-state resistance is determined by the lowest voltage of the two terminals.

**AC characteristics**T<sub>A</sub> = -40 °C to +105 °C; unless otherwise specified. Values guaranteed by design.



Symbol	Parameter	Conditions	CL = 50 pF		CL = 30 pF		CL = 15 pF		Unit
			MIN	MAX	MIN	MAX	MIN	MAX	
Dynamic characteristics (translating down)									
VI(EN) = 3.3 V; VIH = 3.3 V; VIL = 0 V; VM = 1.15 V									
tPLH	LOW-to-HIGH propagation delay	from (input) SCL2 or SDA2 to (output) SCL1 or SDA1	0	0.8	0	0.6	0	0.3	ns
tPHL	HIGH-to-LOW propagation delay	from (input) SCL2 or SDA2 to (output) SCL1 or SDA1	0	1.2	0	1	0	0.5	ns
VI(EN) = 2.5 V; VIH = 2.5 V; VIL = 0 V; VM = 0.75 V									
tPLH	LOW-to-HIGH propagation delay	from (input) SCL2 or SDA2 to (output) SCL1 or SDA1	0	1	0	0.7	0	0.4	ns
tPHL	HIGH-to-LOW propagation delay	from (input) SCL2 or SDA2 to (output) SCL1 or SDA1	0	1.3	0	1	0	0.6	ns
Dynamic characteristics (translating up)									
VI(EN) = 3.3 V; VIH = 2.3 V; VIL = 0 V; VT = 3.3 V; VM = 1.15 V;									
tPLH	LOW-to-HIGH propagation delay	from (input) SCL1 or SDA1 to (output) SCL2 or SDA2	0	0.9	0	0.6	0	0.4	ns
tPHL	HIGH-to-LOW propagation delay	from (input) SCL1 or SDA1 to (output) SCL2 or SDA2	0	1.4	0	1.1	0	0.7	ns
VI(EN) = 2.5 V; VIH = 1.5 V; VIL = 0 V; VT = 2.5 V; VM = 0.75 V;									
tPLH	LOW-to-HIGH propagation delay	from (input) SCL1 or SDA1 to (output) SCL2 or SDA2	0	1	0	0.6	0	0.4	ns
tPHL	HIGH-to-LOW propagation delay	from (input) SCL1 or SDA1 to (output) SCL2 or SDA2	0	1.3	0	1.3	0	0.8	ns



Test Circuits



USAGE	SWITCH
Translating up	S1
Translating down	S2



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2 \text{ ns}$ ,  $t_f \leq 2 \text{ ns}$ .  
 C. The outputs are measured one at a time, with one transition per measurement.

Figure.2 Load Circuit for Outputs



## Functional Description

The RS7LS9306Q is a dual bidirectional I<sup>2</sup>C-bus and SMBus voltage-level translator with an enable (EN) input, and is operational from 1.2 V to 3.3 V (VREF1) and 1.8 V to 5.5 V (VREF2).

The RS7LS9306Q allows bidirectional voltage translations between 1.2 V and 5 V without the use of a direction pin. The low ON-state resistance (R<sub>on</sub>) of the switch allows connections to be made with minimal propagation delay. When EN is HIGH, the translator switch is on, and the SCL1 and SDA1 I/O are connected to the SCL2 and SDA2 I/O respectively, allowing bidirectional data flow between ports. When EN is LOW, the translator switch is off, and a high-impedance state exists between ports.

The RS7LS9306Q is not a bus buffer that provides both level translation and physically isolates to either side of the bus when both sides are connected. The RS7LS9306Q only isolates both sides when the device is disabled and provides voltage level translation when active.

The RS7LS9306Q can also be used to run two buses, one at 400kHz operating frequency and the other at 100 kHz operating frequency. If the two buses are operating at different frequencies, the 100 kHz bus must be isolated when the 400 kHz operation of the other bus is required. If the master is running at 400kHz, the maximum system operating frequency may be less than 400 kHz because of the delays added by the translator.

As with the standard I<sup>2</sup>C-bus system, pull-up resistors are required to provide the logic HIGH levels on the translator's bus. The RS7LS9306Q has a standard open-collector configuration of the I<sup>2</sup>C-bus. The size of these pull-up resistors depends on the system, but each side of the translator must have a pull-up resistor. The device is designed to work with Standard-mode, Fast-mode and Fast mode Plus I<sup>2</sup>C-bus devices in addition to SMBus devices.

When the SDA1 or SDA2 port is LOW, the clamp is in the ON-state and a low resistance connection exists between the SDA1 and SDA2 ports. When the higher voltage is on the SDA2 port, and the SDA2 port is HIGH, the voltage on the SDA1 port is limited to the voltage set by VREF1. When the SDA1 port is HIGH, the SDA2 port is pulled to the drain pull-up supply voltage (VDPU) by the pull-up resistors. This functionality allows a seamless translation between higher and lower voltages selected by the user without the need for directional control. The SCL1/SCL2 channel also functions as the SDA1/SDA2 channel.

All channels have the same electrical characteristics and there is minimal deviation from one output to another in voltage or propagation delay. This is a benefit over discrete transistor voltage translation solutions, since the fabrication of the switch is symmetrical. The translator provides excellent ESD protection to lower voltage devices, and at the same time protects less ESD-resistant devices.



Application Information




Figure.3 Typical Open Drain Application Circuit (Switch Always Enabled)





Figure.4 Typical Open Drain Application Circuit (Switch Enabled Control)

Open Drain Application

For the bidirectional clamping configuration (higher voltage to lower voltage or lower voltage to higher voltage), the EN input must be connected to VREF2 and both pins pulled to high-side V<sub>DPU</sub> through a pull-up resistor (typically 200 kΩ). This allows VREF2 to regulate the EN input. A filter capacitor on VREF2 is recommended.





**Figure.5 Typical push-pull Application Circuit (Switch Enabled Control)**

### Push Pull Application


If used in push-pull system, the pull-up resistors on REF side are also needed. The data must be unidirectional or the outputs must be 3-stateable and be controlled by some direction-control mechanism to prevent high-to-low contentions in either direction.



### MAX Frequency Application

The maximum frequency is limited by the minimum pulse width LOW and HIGH as well as rise time and fall time.

$$f(\text{max}) = \frac{1}{t_{\text{LOW}}(\text{min}) + t_{\text{HIGH}}(\text{min}) + t_r(\text{actual}) + t_f(\text{actual})}$$



The rise and fall times are dependent upon translation voltages, the drive strength, the total node capacitance (CL) and the pull-up resistors (RPU) that are present on the bus. The node capacitance is the addition of the PCB trace capacitance and the device capacitance that exists on the bus. Because of the dependency of the external components, PCB layout and the different device operating states the calculation of rise and fall times is complex and has several inflection points along the curve. The main component of the rise and fall times is the RC time constant of the bus line when the device is in its two primary operating states: when device is in the ON state and it is low-impedance, the other is when the device is OFF isolating the A-side from the B-side.

There are some basic guidelines to follow that will help maximize the performance of the device:




- Keep trace length to a minimum by placing the RS7LS9306Q close to the processor.
- The signal round trip time on trace should be shorter than the rise or fall time of signal to reduce reflections.
- The faster the edge of the signal, the higher the chance for ringing.
- The higher drive strength controlled by the pull-up resistor (up to 15 mA), the higher the frequency the device can use.

The system designer must design the pull-up resistor value based on external current drive strength and limit the node capacitance (minimize the wire, stub, connector and trace length) to get the desired operation frequency result.



**Package Information**

**VSSOP8**



Symbol	Dimensions In Millimeters		
	Min.	Nor.	Max.
A	--	--	1.000
A1	0.000	--	0.150
A2	0.600	0.750	0.850
A3	0.190	0.200	0.210
b	0.170	0.220	0.270
c	0.080	--	0.230
D	1.900	2.000	2.100
E	3.000	3.100	3.200
E1	2.200	2.300	2.400
e	0.500BSC		
L	0.150	--	0.400
L1	0.400REF.		
θ	0°	--	8°

**Note:**

- 1.All dimensions are in mm. Angles in degrees.
- 2.Dimensions exclude burrs, mold flash or protrusions.
- 3.Refer Jedec MO-220





## Revision History

Revision	Description	Date
1.0	Initial release	2024/10/30