



## Features

- 3.3V Supply Voltage
- Crystal/CMOS Input: 25 MHz
- Four Differential Low-Power HCSL Outputs with On-Chip Termination
- Default ZOUT = 85Ω
- Five reference CMOS Outputs
- Programmable Slew Rate and Output Amplitude for Each Output
- Selectable 0%, -0.3%, or -0.5% Spread on Differential Outputs
- Differential Output-To-Output Skew <60ps
- Very-Low Outputs Differential Phase Jitter
- < 0.35ps RMS, SSC off
- < 1.5ps RMS, SSC on
- Totally Lead-Free & Fully RoHS Compliant
- Halogen and Antimony Free. “Green” Device
- Available in 40-TQFN package
- -40 to +85°C operation temperature

## Applications

- Cloud/High-performance Computing
- nVME Storage
- Networking
- Accelerators

## Description

The RS2CG508 is a 4-differential Low-Power HCSL Outputs and 5-CMOS outputs, very-low-power PCI-e Gen1/Gen2/Gen3/Gen4/Gen5 clock generator.

It uses a 25MHz crystal or CMOS reference as input to generate the 100MHz low-power differential LP-HCSL outputs with on-chip terminations and 5 channels 25MHz LVCMOS buffered reference outputs are provided to serve as a low-noise reference for other circuitry.


It uses RSM's proprietary PLL design to achieve very-low jitter that meets PCI-e Gen1/Gen2/Gen3/Gen4/Gen5 requirements. It also provides various options, such as different slew rate and amplitude through SMBus, so users can easily configure the device to get the optimized performance for their individual boards. The device also supports selectable spread spectrum options to reduce EMI for various applications.

## Ordering information


| Part Number | Package | Description      |
|-------------|---------|------------------|
| RS2CG508ZDE | ZD      | TQFN-40L_6mmx6mm |



## Functional Block Diagram



## Typical Application Circuit




### Notes:

1. The LOS signal can be used to enable or disable the external OSC.



## Pin Configuration



**Table 1. Pin Descriptions**

| PIN Name                                  | Number                                  | Type   | Description                                                                                                                                                                                                                                                                                                                             |
|-------------------------------------------|-----------------------------------------|--------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| VEE                                       | 1, 10, 34                               | Power  | Negative supply pins (GND).                                                                                                                                                                                                                                                                                                             |
| VCC                                       | 2, 5, 11, 15,16, 25,26,28,33,35, 39, 40 | Power  | Pins 2, 28, 33 – power supply connection for the 25MHz LVCMOS outputs<br>Pin 5 – power supply connection for the crystal oscillator<br>Pins 11, 15, 26, 35 – power supply connection for the dividers and other core circuitry<br>Pin 16, 25 – power supply for the LP-HCSL outputs<br>Pin 39, 40 – power supply connection for the PLL |
| LOS                                       | 4                                       | Output | Output indicating Loss of Input clock signal. This pin is CMOS output. A high output on this pin indicates a loss of signal on XTAL.                                                                                                                                                                                                    |
| QREF1<br>QREF2<br>QREF3<br>QREF4<br>QREF5 | 3, 29, 30,31,32                         | Output | Single-ended outputs. 3.3V LVCMOS/LVTTL reference levels.                                                                                                                                                                                                                                                                               |
| XIN, XOUT                                 | 6,7                                     | I/O    | Parallel resonant crystal interface. XTAL_OUT is the output, XTAL_IN is the input.                                                                                                                                                                                                                                                      |
| REFCLK                                    | 8                                       | Input  | Single-ended LVCMOS/LVTTL reference clock input.                                                                                                                                                                                                                                                                                        |
| SCL, SDA                                  | 12,13                                   | I/O    | SMBUS communication                                                                                                                                                                                                                                                                                                                     |
| NC                                        | 9,14,27,36,37,38                        |        | No connect.                                                                                                                                                                                                                                                                                                                             |
| QA, nQA                                   | 17, 18                                  | Output | Differential output pair. LP-HCSL interface levels.                                                                                                                                                                                                                                                                                     |



| PIN Name | Number | Type   | Description                                         |
|----------|--------|--------|-----------------------------------------------------|
| QB, nQB  | 19, 20 | Output | Differential output pair. LP-HCSL interface levels. |
| QC, nQC  | 21, 22 | Output | Differential output pair. LP-HCSL interface levels. |
| QD, nQD  | 23, 24 | Output | Differential output pair. LP-HCSL interface levels. |



## Absolute Maximum Ratings

| Symbol             | Parameter                          | MIN  | TYP | MAX     | Unit |
|--------------------|------------------------------------|------|-----|---------|------|
| VDD                | Supply Voltage to Ground Potential | -0.5 | -   | 4.6     | V    |
| V <sub>IO</sub>    | Input / Output Voltage             | -0.5 | -   | VDD+0.5 | V    |
| V <sub>IH</sub>    | SMBUS Input High Voltage           |      |     | 3.6     | V    |
| T <sub>J</sub>     | Junction Temperature               |      |     | 125     | °C   |
| T <sub>store</sub> | Storage Temperature                | -65  | -   | +150    | °C   |
| ESD                | ESD HBM protection (input)         |      |     | 4000    | V    |

Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Recommended Operating Conditions

| Symbol          | Parameter                         | MIN | TYP | MAX | Units |
|-----------------|-----------------------------------|-----|-----|-----|-------|
| VDD             | Power Supply Voltage              | 3.0 |     | 3.6 | V     |
| V <sub>IH</sub> | Input Voltage on REFCLK, SCL, SDA |     |     | 3.6 | V     |
| T <sub>A</sub>  | Ambient airtemperature            | -40 |     | +85 | °C    |

NOTE 1: It is the user's responsibility to ensure that device junction temperature remains below the maximum allowed.

NOTE 2: All conditions in the table must be met to guarantee device functionality.

NOTE 3: The device is verified to the maximum operating junction temperature through simulation.

## Pin Characteristics

| Symbol           | Parameter                                  |            | Test Conditions        | MIN | TYP | MAX | Units |
|------------------|--------------------------------------------|------------|------------------------|-----|-----|-----|-------|
| C <sub>IN</sub>  | Input Capacitance                          |            | Crystal Not Included   |     | 2   |     | pF    |
| C <sub>PD</sub>  | Power Dissipation Capacitance (per output) | QREF [1:5] | V <sub>CC</sub> = 3.6V |     | 6   |     | pF    |
| R <sub>PU</sub>  | Input Pullup Resistor                      |            |                        |     | 51  |     | kΩ    |
| R <sub>PD</sub>  | Input Pulldown Resistor                    |            |                        |     | 51  |     | kΩ    |
| R <sub>OUT</sub> | Output Impedance                           | QREF [1:5] |                        |     | 33  |     | Ω     |



## DC Electrical Characteristics

**Table 2. Power Supply DC Characteristics ,VCC = 3.3V ± 0.3V, VEE = 0V, TA = -40°C to +85°C.**

| Symbol          | Parameter            | Test Conditions | MIN | TYP | MAX | Units |
|-----------------|----------------------|-----------------|-----|-----|-----|-------|
| V <sub>CC</sub> | Power Supply Voltage |                 | 3.0 | 3.3 | 3.6 | V     |
| I <sub>CC</sub> | Power Supply Current | No Load         |     |     | 150 | mA    |

**Table 3. LVCMOS DC Characteristics ,VCC = 3.3V ± 0.3V, TA = -40°C to +85°C.**

| Symbol | Parameter            |        | Test Conditions      | MIN  | TYP | MAX | Units |
|--------|----------------------|--------|----------------------|------|-----|-----|-------|
| IIH    | Input High Current   | REFCLK | VCC = VIN = 3.6V     |      |     | 150 | μA    |
|        |                      |        | VCC = VIN = 3.6V     |      |     | 5   | μA    |
| IIL    | Input Low Current    | REFCLK | VCC = 3.6V, VIN = 0V | -5   |     |     | μA    |
|        |                      |        | VCC = 3.6V, VIN = 0V | -150 |     |     | μA    |
| VOH    | Output High Voltage; |        | VCC = 3.3V ± 0.3V    | 2.3  |     |     | V     |
| VOL    | Output Low Voltage;  |        | VCC = 3.3V ± 0.3V    |      |     | 0.8 | V     |

**Table 4. LP-HCSL DC Characteristics ,VCC = 3.3V ± 0.3V, VEE = 0V, TA = -40°C to +85°C.**

| Symbol            | Parameter              | Test Conditions | MIN  | TYP | MAX  | Units |
|-------------------|------------------------|-----------------|------|-----|------|-------|
| V <sub>OH</sub>   | Output High Voltage    |                 | 660  | 750 | 850  | mV    |
| V <sub>OL</sub>   | Output Low Voltage     |                 | -150 | 0   | 150  | mV    |
| V <sub>omax</sub> | Output Maximum Voltage |                 |      | 820 | 1150 | mV    |
| V <sub>omin</sub> | Output Minimum Voltage |                 | -300 | -42 |      | mV    |
| V <sub>oc</sub>   | Output Cross Voltage   |                 | 250  | 380 | 550  | mV    |

**Table 5. Crystal Characteristics**

| Parameter                          | Test Conditions | MIN         | TYP | MAX | Units |
|------------------------------------|-----------------|-------------|-----|-----|-------|
| Mode of Oscillation                |                 | Fundamental |     |     |       |
| Frequency                          |                 |             | 25  |     | MHz   |
| Equivalent Series Resistance (ESR) |                 |             |     | 50  | Ω     |
| Shunt Capacitance                  |                 |             |     | 7   | pF    |



## AC Electrical Characteristics

**Table 6. LP-HCSL AC Characteristics, VCC = 3.3V ± 0.3V, VEE = 0V, TA = -40°C to +85°C.**

| Symbol                          | Parameter              | Test Conditions             | MIN | TYP | MAX | Units |
|---------------------------------|------------------------|-----------------------------|-----|-----|-----|-------|
| f <sub>IN</sub>                 | Input Frequency        |                             |     | 25  |     | MHz   |
| f <sub>OUT</sub>                | Output Frequency       | LP-HCSL                     |     | 100 |     | MHz   |
| T <sub>jc-c</sub>               | Cycle to cycle Jitter  |                             |     | 20  | 60  | ps    |
| tsk(o)                          | Output Skew; NOTE 2, 3 | Measured on the Rising Edge |     |     | 50  | ps    |
| t <sub>R</sub> / t <sub>F</sub> | Slew rate              | 20% to 80%                  |     | 3   |     | V/ns  |
| ODC                             | Output Duty Cycle      |                             | 45  |     | 55  | %     |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions

NOTE 1: Refer to the Phase Noise Plot.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential crosspoints.

**Table 7. AC Characteristics for Single Side Band Power Levels (LP-HCSL Outputs), VCC = 3.3V ± 0.3V, VEE = 0V, TA = 25°C.**

| Symbol                  | Parameter                                   | Conditions                                                                                | MIN | TYP  | MAX  | Units |
|-------------------------|---------------------------------------------|-------------------------------------------------------------------------------------------|-----|------|------|-------|
| t <sub>jPH</sub>        | Integrated Phase Jitter (RMS)               | PCIe Gen 1                                                                                | -   | 30   | 86   | ps    |
|                         |                                             | PCIe Gen 2 Low Band, 10kHz < f < 1.5MHz                                                   | -   | 0.1  | 3    | ps    |
|                         |                                             | PCIe Gen 2 High Band, 1.5MHz < f < Nyquist (50MHz)                                        | -   | 1.3  | 3.1  | ps    |
|                         |                                             | PCIe Gen3 Common Clock Architecture (PLL BW of 2-4 or 2-5MHz, CDR = 10MHz)                | -   | 0.42 | 1    | ps    |
|                         |                                             | PCIe Gen3 Separate Reference No Spread (PLL BW of 2-4 or 2-5MHz, CDR=10 MHz)              | -   | 0.21 | 0.7  | ps    |
|                         |                                             | PCIe Gen 4 (PLL BW of 2-4 or 2-5MHz, CDR = 10MHz)                                         | -   | 0.4  | 0.5  | ps    |
|                         |                                             | PCIe Gen 5(7) (PLL BW of 500k to 1.8MHz. CDR = 20MHz)                                     | -   | 0.05 | 0.15 | ps    |
| t <sub>jPH-SRISG2</sub> | Integrated Phase Jitter (RMS), -0.3% Spread | PCIe Gen 2, Separate Reference Independent Spread(PLL BW of 16MHz, CDR=5MHz)              | -   | 0.92 | 2    | ps    |
| t <sub>jPH-SRISG3</sub> | Integrated Phase Jitter (RMS), -0.3% Spread | PCIe Gen 3, Separate Reference Independent Spread (PLL BW of 2-4MHz or 2-5MHz, CDR=10MHz) | -   | 0.4  | 0.7  | ps    |
| t <sub>jPH-SRISG2</sub> | Integrated Phase Jitter (RMS), -0.5% Spread | PCIe Gen 2, Separate Reference Independent Spread (PLL BW of 16MHz, CDR=5MHz)             | -   | 1.1  | 2    | ps    |
| t <sub>jPH-SRISG3</sub> | Integrated Phase Jitter (RMS), -0.5% Spread | PCIe Gen 3, Separate Reference Independent Spread (PLL BW of 2-4MHz or 2-5MHz, CDR=10MHz) | -   | 0.6  | 0.7  | ps    |



Table 8. LVCMOS AC Characteristics, VCC = 3.3V ± 0.3V, TA = -40°C to 85°C.

| Symbol                          | Parameter                    |               | Test Conditions                                                           | MIN | TYP   | MAX | Units |
|---------------------------------|------------------------------|---------------|---------------------------------------------------------------------------|-----|-------|-----|-------|
| f <sub>IN</sub>                 | Input Frequency              |               |                                                                           |     | 25    |     | MHz   |
| f <sub>OUT</sub>                | Output Frequency             |               |                                                                           |     | 25    |     | MHz   |
| t <sub>jit</sub>                | RMS Phase Jitter (Random)    |               | 25MHz f <sub>OUT</sub> , 25MHz crystal<br>Integration Range: 12kHz – 5MHz |     | 0.140 |     | ps    |
| t <sub>sk(o)</sub>              | Output Skew                  | QREF [1:5]    | Measured on the Rising Edge                                               |     |       | 50  | ps    |
| PSNR                            | Power Supply Noise Reduction | Pin 40, (VCC) | From DC to 6.25MHz                                                        |     | -80   |     | dB    |
| t <sub>R</sub> / t <sub>F</sub> | Output Rise/Fall Time        |               | 20% to 80%                                                                |     | 1.0   | 1.5 | ns    |
| ODC                             | Output Duty Cycle            |               |                                                                           | 45  |       | 55  | %     |

Table 9. AC Characteristics for Single Side Band Power Levels (LVCMOS Outputs), VCC = 3.3V ± 0.3V, VEE = 0V, TA = 25°C.

| Symbol  | Parameter                                         | Test Conditions | MIN | TYP  | MAX | Units  |
|---------|---------------------------------------------------|-----------------|-----|------|-----|--------|
| φN(1k)  | Single-side band phase noise, 1kHz from Carrier   | 25MHz           |     | -137 |     | dBc/Hz |
| φN(10k) | Single-side band phase noise, 10kHz from Carrier  |                 |     | -153 |     | dBc/Hz |
| φ(100k) | Single-side band phase noise, 100kHz from Carrier |                 |     | -162 |     | dBc/Hz |
| φN(1M)  | Single-side band phase noise, 1MHz from Carrier   |                 |     | -163 |     | dBc/Hz |
| φN(5M)  | Single-side band phase noise, 5MHz from Carrier   |                 |     | -163 |     | dBc/Hz |





## SMBus Serial Data Interface

RS2CG508 is a slave only device that supports block read and block write protocol using a single 7-bit address and read/write bit as shown below. Read and write block transfers can be stopped after any complete byte transfer.

**Table 10. Address Assignment**

| A6 | A5 | A4 | A3 | A2 | A1 | A0 | R/W |
|----|----|----|----|----|----|----|-----|
| 1  | 1  | 0  | 1  | 0  | 0  | 0  | 0/1 |

**Table 11. How to Write**

| 1 bit     | 7 bit | 1 bit | 1 bit | 8 bit                       | 1 bit | 8 bit             | 1 bit | 8 bit                   | 1 bit |       | 8 bit              | 1 bit | 1 bit    |
|-----------|-------|-------|-------|-----------------------------|-------|-------------------|-------|-------------------------|-------|-------|--------------------|-------|----------|
| Start bit | Add.  | W(0)  | Ack   | Beginning Byte location = N | Ack   | Data Byte count=X | Ack   | Beginning Data Byte (N) | Ack   | ..... | Data Byte (N+X- 1) | Ack   | Stop bit |

**Table 12. How to Read**

| 1 bit     | 7 bit | 1 bit | 1 bit | 8 bit                       | 1 bit | 1 bit            | 7 bit | 1 bit | 1 bit | 8 bit               | 1 bit | 8 bit                   | 1 bit |
|-----------|-------|-------|-------|-----------------------------|-------|------------------|-------|-------|-------|---------------------|-------|-------------------------|-------|
| Start bit | Add.  | W(0)  | Ack   | Beginning Byte location = N | Ack   | Repeat Start bit | Add.  | R(1)  | Ack   | Data Byte count = X | Ack   | Beginning Data Byte (N) | Ack   |

|       | 8 bit             | 1 bit | 1 bit    |
|-------|-------------------|-------|----------|
| ..... | Data Byte (N+X-1) | NAck  | Stop bit |



Table 13. Output Enable Control 0

| Byte 0 | Name     | Control Function | Type | 0              | 1             | Default |
|--------|----------|------------------|------|----------------|---------------|---------|
| Bit 7  | Reserved |                  | RW   |                |               | 1       |
| Bit 6  | Reserved |                  | RW   |                |               | 1       |
| Bit 5  | Reserved |                  | RW   |                |               | 1       |
| Bit 4  | Reserved |                  | RW   |                |               | 1       |
| Bit 3  | OE_OUTA  |                  | RW   | Disable Output | Enable Output | 1       |
| Bit 2  | OE_OUTB  |                  | RW   | Disable Output | Enable Output | 1       |
| Bit 1  | OE_OUTC  |                  | RW   | Disable Output | Enable Output | 1       |
| Bit 0  | OE_OUTD  |                  | RW   | Disable Output | Enable Output | 1       |

Table 14. Output status Control 1

| Byte 1 | Name              | Control Function         | Type | 0                                                         | 1            | Default |
|--------|-------------------|--------------------------|------|-----------------------------------------------------------|--------------|---------|
| Bit 7  | SLEW RATE OF HCSL | HCSL SLEW RATE CONTROL   | RW   | Slow setting                                              | Fast setting | 0       |
| Bit 6  | STOP1             | HCSL stop mode control   | RW   | 00=low/low;<br>01=HIZ/HIZ;<br>10=high/low;<br>11=low/high |              | 0       |
| Bit 5  | STOP0             |                          | RW   |                                                           |              | 0       |
| Bit 4  | HCSL PD           | HCSL PD MODE             | RW   | normal                                                    | PD           | 0       |
| Bit 3  |                   |                          |      |                                                           |              | 0       |
| Bit 2  |                   |                          |      |                                                           |              | 0       |
| Bit 1  |                   |                          |      |                                                           |              | 0       |
| Bit 0  | REF HIZ           | Output REF CMOS HIZ MODE | RW   | Normal                                                    | HIZ          | 0       |

Table 15. Byte 2~Byte 7: Reserved

| Byte 2<br>~<br>Byte 7 | Name | Control Function | Type | 0 | 1 | Default |
|-----------------------|------|------------------|------|---|---|---------|
| Bit 7                 |      |                  | RW   |   |   | 0       |
| Bit 6                 |      |                  | RW   |   |   | 0       |
| Bit 5                 |      |                  | RW   |   |   | 0       |
| Bit 4                 |      |                  | RW   |   |   | 0       |
| Bit 3                 |      |                  | RW   |   |   | 0       |
| Bit 2                 |      |                  | RW   |   |   | 0       |
| Bit 1                 |      |                  | RW   |   |   | 0       |
| Bit 0                 |      |                  | RW   |   |   | 0       |



Table 16. Vendor/Revision Identification Control

| Byte 8 | Name | Control Function | Type | 0            | 1 | Default |
|--------|------|------------------|------|--------------|---|---------|
| Bit 7  | RID3 | Revision ID      | R    | Rev A = 0000 |   | 0       |
| Bit 6  | RID2 |                  | R    |              |   | 0       |
| Bit 5  | RID1 |                  | R    |              |   | 0       |
| Bit 4  | RID0 |                  | R    |              |   | 0       |
| Bit 3  | VID3 | Vendor ID        | R    | RSM = 0011   |   | 0       |
| Bit 2  | VID2 |                  | R    |              |   | 0       |
| Bit 1  | VID1 |                  | R    |              |   | 1       |
| Bit 0  | VID0 |                  | R    |              |   | 1       |

Table 17. Device ID Control

| Byte 9 | Name | Control Function | Type | 0 | 1 | Default |
|--------|------|------------------|------|---|---|---------|
| Bit 7  | DID7 |                  | R    |   |   | 0       |
| Bit 6  | DID6 |                  | R    |   |   | 0       |
| Bit 5  | DID5 | Device ID        | R    |   |   | 0       |
| Bit 4  | DID4 |                  | R    |   |   | 0       |
| Bit 3  | DID3 |                  | R    |   |   | 0       |
| Bit 2  | DID2 |                  | R    |   |   | 1       |
| Bit 1  | DID1 |                  | R    |   |   | 1       |
| Bit 0  | DID0 |                  | R    |   |   | 1       |

Table 18. Byte Count Control

| Byte10 | Name     | Control Function                                                     | Type | 0                  | 1 | Default |
|--------|----------|----------------------------------------------------------------------|------|--------------------|---|---------|
| Bit 7  | Reserved |                                                                      | RW   |                    |   | 0       |
| Bit 6  | Reserved |                                                                      | RW   |                    |   | 0       |
| Bit 5  | BC5      | Writing to this register configures how many bytes will be read back | RW   | Default value is 8 |   | 0       |
| Bit 4  | BC4      |                                                                      | RW   |                    |   | 0       |
| Bit 3  | BC3      |                                                                      | RW   |                    |   | 1       |
| Bit 2  | BC2      |                                                                      | RW   |                    |   | 0       |
| Bit 1  | BC1      |                                                                      | RW   |                    |   | 0       |
| Bit 0  | BC0      |                                                                      | RW   |                    |   | 0       |

Table 19. Byte 11~Byte 20: Reserved

| Byte 11 ~<br>Byte 20 | Name | Control Function | Type | 0 | 1 | Default |
|----------------------|------|------------------|------|---|---|---------|
| Bit 7                |      |                  | RW   |   |   | 0       |
| Bit 6                |      |                  | RW   |   |   | 0       |
| Bit 5                |      |                  | RW   |   |   | 0       |
| Bit 4                |      |                  | RW   |   |   | 0       |
| Bit 3                |      |                  | RW   |   |   | 0       |
| Bit 2                |      |                  | RW   |   |   | 0       |
| Bit 1                |      |                  | RW   |   |   | 0       |
| Bit 0                |      |                  | RW   |   |   | 0       |




Table 20. SSC and EFUSE Control

| Byte 21 | Name       | Control Function                                        | Type | 0                                                                                         | 1          | Default |
|---------|------------|---------------------------------------------------------|------|-------------------------------------------------------------------------------------------|------------|---------|
| Bit 7   | SSC_PD     | SSC block power down valid if CG and Byte 1 is SSC mode | RW   | Normal                                                                                    | Power down | 0       |
| Bit 6   | SSC_EN_SW1 | SSC_EN SW Control                                       | RW   | 00 =SSC off<br>01 = -0.3% SS<br>10 = -0.3% SS<br>11 = -0.5% SS                            |            | 0       |
| Bit 5   | SSC_EN_SW0 |                                                         | RW   |                                                                                           |            | 0       |
| Bit 4   |            |                                                         | RW   |                                                                                           |            | 0       |
| Bit 3   |            |                                                         | RW   |                                                                                           |            | 0       |
| Bit 2   |            |                                                         | RW   |                                                                                           |            | 0       |
| Bit 1   | Reserved   | Write not allowed                                       | RW   | 00 = ACCESS0 / ACCESS0<br>01 = RE / PEB<br>10 = OUTPUT1 / ACCESS1<br>11 = OUTPUT0 / ADDR0 |            | 0       |
| Bit 0   | Reserved   |                                                         | RW   |                                                                                           |            | 0       |




## Plots 25MHz LVCMOS Clock (12k to 5MHz)







**Figure 1. Low-Power HCSL Test Circuit**



**Figure 2. CMOS REF Test Circuit**



**Figure 3. Differential Output Driving LVDS**



**Table 21. Alternate Differential Output Terminations ( $Z_o = 85\Omega$ )**


| Component       | Receiver with Termination | Receiver without Termination | Unit          |
|-----------------|---------------------------|------------------------------|---------------|
| R1a, R1b        | 10,000                    | 130                          | $\Omega$      |
| R2a, R2b        | 5600                      | 64                           | $\Omega$      |
| C <sub>C</sub>  | 0.1                       | 0.1                          | $\mu\text{F}$ |
| V <sub>CM</sub> | 1.2                       | 1.2                          | V             |




## Crystal Circuit Connection

The following diagram shows RS2CG508 crystal circuit connection with a parallel crystal. For the  $CL=8pF$  crystal, it is suggested to use  $C1=8pF$  and  $C2=8pF$ .  $C1$  and  $C2$  can be adjusted to fine tune to the target ppm of crystal oscillator according to different board layouts based on the following formular in the Crystal Capacitor Calculation diagram.

### Crystal Oscillator Circuit




### Crystal Capacitor Calculation





## Package Information

### 40-TQFN (ZD40)



| SYMBOL       | MILLIMETER |      |      |
|--------------|------------|------|------|
|              | MIN        | NOM  | MAX  |
| A            | 0.70       | 0.75 | 0.80 |
| A1           | —          | 0.02 | 0.05 |
| b            | 0.18       | 0.25 | 0.30 |
| c            | 0.18       | 0.20 | 0.25 |
| D            | 5.90       | 6.00 | 6.10 |
| D2           | 4.10       | 4.20 | 4.30 |
| e            | 0.50BSC    |      |      |
| Ne           | 4.50BSC    |      |      |
| Nd           | 4.50BSC    |      |      |
| E            | 5.90       | 6.00 | 6.10 |
| E2           | 4.10       | 4.20 | 4.30 |
| L            | 0.35       | 0.40 | 0.45 |
| h            | 0.30       | 0.35 | 0.40 |
| L/载体尺寸 (MIL) | 177*177    |      |      |

**Note:**

- 1.All dimensions are in mm. Angels in degrees.
- 2.Coplanarity applies to the exposed thermal pad as well as the terminals.
- 3.Refer Jeduc MO-220
- 4.Thermal pad soldering area.



TQFN6X6X0.75-0.5-40L (ZD40) POD Rev.0

**Raystar Microelectronics Technology Inc.**





## Revision History

| Revision | Description                                                                                                                                            | Date      |
|----------|--------------------------------------------------------------------------------------------------------------------------------------------------------|-----------|
| 0.9      | 1.Preliminary.                                                                                                                                         | 2023/9/16 |
| 1.0      | 1.Official Release.                                                                                                                                    | 2024/3/14 |
| 1.1      | 1.Update Pin Configuration.<br>2.Update the Plots.<br>3.Update LVCMOS AC Characteristics.<br>4.Update the LP_HCSL Test Circuit and Oscillator Circuit. | 2024/7/19 |