

#### **Features**

- PCle 3.0 compliant
- PCIe 3.0 Phase Jitter -0.45 ps RMS
- LVDS compatible outputs
- Supply voltage of 3.3V ±10%
- 25MHz crystal or clock input frequency
- HCSL outputs, 0.8V Current mode differential pair
- Jitter 35ps cycle-to-cycle (typ)
- Spread of -0.5%, -0.75%, and no spread
- Industrial temperature range
- Spread Bypass option available
- Spread and frequency selection via external pins
- AEC-Q 100 qualified. PPAP capable, and manufactured in IATF 16949 certified facilities.
- Grade 1 temperature range(-40 °C ~125 °C)
- Packaging: (Pb-free and Green)
- 16-pin TSSOP (L16)

## **Block Diagram**




Figure 1: Block Diagram

## **Description**

The RS2CG5703BQ is a spread spectrum clock generator compliant to PCI Express 3.0 and Ethernet requirements. The device is used for PC or embedded systems to substantially reduce Electromagnetic Interference (EMI). RS2CG5705BQ is suitable for automotive applications requiring specific change control.

The RS2CG5703BQ provides two differential (HCSL) or LVDS spread spectrum outputs. The RS2CG5703BQ is configured to select spread and clock selection. Using Phase-Locked Loop (PLL) techniques, the device takes a 25MHz crystal input and produces two pairs of differential outputs (HCSL) at 25MHz, 100MHz, 125MHz and 200MHz clock frequencies. It also provides spread selection of -0.5%, -0.75%, and no spread.

## **Ordering Information**

Ordering Code	Package	Description
RS2CG5703BQLE	L	TSSOP 16

#### Notes:

1

[1] E = Pb-free and Green



# **Pin Configuration**




Table 1 Output Selectable

<b>S</b> 1	S0	CLK(MHz)
0	0	25
0	1	100
1	0	125
1	1	200

Table 2 Spread Selection

SS1	SS0	Spread
0	0	No Spread
0	1	Down -0.5
1	0	Down -0.75
1	1	No Spread

Pin No.	Name	Туре	Description
1	S0	Input	Select pin 0 (Internal pull-up resistor). See Table 1.
2	S1	Input	Select pin 1 (Internal pull-up resistor). See Table 1.
3	SS0	Input	Spread Select pin 0 (Internal pull-up resistor). See Table 2.
4	X1/CLK	Input	Crystal or clock input. Connect to a 25MHz crystal or single ended clock.
5	X2	Output	Crystal connection. Leave unconnected for clock input.
6	OE	Input	Output enable. Internal pull-up resistor.
7	GNDX	Power	Crystal ground pin.
8	SS1	Input	Spread Select pin 1 (Internal pull-up resistor). See Table 2.
9	IREF	Output	Precision resistor attached to this pin is connected to the internal current reference.
10	CLK1*	Output	HCSL compliment clock output
11	CLK1	Output	HCSL clock output
12	VDDA	Power	Connect to a +3.3V source.
13	GNDA	Power	Output and analog circuit ground.
14	CLK0*	Output	HCSL compliment clock output
15	CLK0	Output	HCSL clock output
16	VDDX	Power	Connect to a +3.3V source.



## **Absolute Maximum Ratings**

Symbol	Parameter	MIN	TYP	MAX	Unit
T <sub>store</sub>	Storage Temperature	-65	ı	+150	°C
$V_{DD}$	DC Supply Voltage port B	-0.5	-	5.5	V
Vio	Input / Output Voltage	-0.5	-	VDD+0.5	V
ESD	ESD HBM protection (input)	2000			V

#### Notes:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **Recommended operation conditions**

Symbol	Parameter	MIN	TYP	MAX	Unit
$V_{DD}$	V <sub>CCA</sub> Positive DC Supply Voltage	3.0	ı	3.6	V
Vı	Enable Control Pin Voltage	-0.3	ı	3.6	V
TA	Operating Temperature Range	-40	-	125	°C



## **DC Electrical Characteristics**

Unless otherwise specified, -40°C≤T<sub>A</sub>≤ 125°C, 3.0V≤V<sub>DD</sub>≤3.6V

Symbol	Parameter	Conditions		MIN	TYP	MAX	Unit
VDD	Supply Voltage			3.0	3.3	3.6	V
VIH	Input High Voltage <sup>(1)</sup>	OE, S0,	S1, SS0, SS1	0.7*VDD		VDD +0.3	V
VIL	Input Low Voltage <sup>(1)</sup>	OE, S0,	S1, SS0, SS1	GND -0.3		0.3*VDD	V
IIL	Input Leakage Current	0 ≤ Vin ≤ VDD	Without input pull-up and pull-downs	-5		5	μΑ
IDD	Operating Supply	R <sub>L</sub> = 50	$R_L = 50\Omega$ , $C_L = 2pF$			120	mA
IDDOE	Current	OE = LOW				60	mA
CIN	Input Capacitance					7	pF
COUT	Output Capacitance					6	pF
LPIN	Pin Inductance					5	nΗ
ROUT	Output Resistance	CLF	C Outputs	3.0			kΩ

#### Note:

- R<sub>L</sub>= 50 ohm with C<sub>L</sub> =2 pF
  Single-ended waveform
- Differential waveform 3.
- 4. Measured at the crossing point
- 5. CLK pins are tri-stated when OE is LOW



## **AC Characteristics**

 $(V_{DD} = 3.3V \pm 10\%, T_A = -40^{\circ}C \text{ to } 125^{\circ}C)$ 

Symbol	Parameter	Conditions	MIN	TYP	MAX	Unit
FIN	Input Frequency			25		MHz
VOUT	Output Frequency		25		200	MHz
VOH	Output High Voltage <sup>(1,2)</sup>	100 MHz HCSL output @ VDD =3.3V	660	800	900	mV
VOL	Output Low Voltage <sup>(1,2)</sup>		-150	0	150	mV
VCPA	Crossing Point Voltage <sup>(1,2)</sup>	Absolute	250	350	550	mV
VCN	Crossing Point Voltage <sup>(1,2,4)</sup>	Variation over all edges			140	mV
JCC	Jitter, Cycle-to-Cycle <sup>(1,3)</sup>			35	60	ps
J <sub>RMS2.0</sub>	PCIe 2.0 RMS Jitter	PCIe 2.0 Test Method @ 100MHz Output			3.1	ps
		PLL L-BW @ 2M & 5M 1st H3		1.75	3	ps
		PLL L-BW @ 2M & 4M 1st H3		2.18	3	ps
J <sub>RMS3.0</sub>	PCIe 3.0 RMS Jitter	PLL H-BW @ 2M & 5M 1st H3		0.45	1	ps
		PLL H-BW @ 2M & 4M 1st H3		0.45	1	ps
MF	Modulation Frequency	Spread Spectrum	30	31.5	33	kHz
tOR	Rise Time <sup>(1,2)</sup>	From 0.175V to 0.525V	150	332	700	ps
tOF	Fall Time <sup>(1,2)</sup>	From 0.525V to 0.175V	150	344	700	ps
TSKEW	Skew between outputs	At Crossing Point Voltage			50	ps
TDUTY-CYCLE	Duty Cycle(1,3)		45		55	%
TOE	Output Enable Time <sup>(5)</sup>	All outputs			10	μs
ТОТ	Output Disable Time <sup>(5)</sup>	All outputs			10	μs
tSTABLE	From power-up to VDD=3.3V	From Power-up VDD=3.3V		3.0		ms
tSPREAD	Setting period after spread change	Setting period after spread change		3.0		ms

#### Note:

- 1.  $R_L=50$  ohm with  $C_L=2$  pF
- 2. Single-ended waveform
- 3. Differential waveform
- 4. Measured at the crossing point
- 5. CLK pins are tri-stated when OE is LOW



## **Application Information**

### **Decoupling Capacitors**

Decoupling capacitors of 0.01µF should be connected between each VDD pin and the ground plane and placed as close to the VDD pin as possible.

#### Crystal

Use a 25MHz fundamental mode parallel resonant crystal with less than 300PPM of error across temperature.

#### **Crystal Capacitors**


C<sub>L</sub> = Crystals' load capacitance in pF Crystal Capacitors (pF) = (C<sub>L</sub> - 8) \*2

For example, for a crystal with 16pF load caps, the external effective crystal cap would be 16 pF. (16-8)\*2=16.

#### Current Source (IREF) Reference Resistor - Rref

If board target trace impedance is  $50\Omega$ ,

then Rref =  $475\Omega$  providing an IREF of 2.32 mA. The output current (IOH) is 6\*IREF.




#### **Output Termination**

The PCI Express differential clock outputs of the RS2CG5703BQ are open-source drivers and require an external series resistor and a resistor to ground. These resistor values and their allow- able locations are shown in detail in the PCI Express Layout Guidelines section.

The RS2CG5703BQ can be configured for LVDS compatible volt- age levels. See the LVDS Compatible Layout Guidelines section.




# **PCIE Device Routing (HCSL)**



### PCI Express Layout Guidelines


i Oi Express Layout Ouldelines	T	
Common Recommendations for Differential Routing	Dimension or Value	Unit
L1 length, route as non-coupled $50\Omega$ trace.	0.5 max	inch
L2 length, route as non-coupled 50Ω trace.	0.2 max	inch
L3 length, route as non-coupled 50Ω trace.	0.2 max	inch
R <sub>S</sub>	33	Ω
R <sub>T</sub>	49.9	Ω
Differential Routing on a Single PCB	Dimension or Value	Unit
L4 length, route as coupled microstrip $100\Omega$ differential trace.	2 min to 16 max	inch
L4 length, route as coupled strip-line $100\Omega$ differential trace.	1.8 min to 14.4 max	inch
Differential Routing to a PCI Express connector	Dimension or Value	Unit
L4 length, route as coupled microstrip $100\Omega$ differential trace.	0.25 min to 14 max	inch
L4 length, route as coupled strip-line $100\Omega$ differential trace.	0.225 min to 12.6 max	inch

### Typical HCSL Waveform






# **LVDS Device Routing**



## LVDS Device Routing Guidelines

LVDS Recommendations for Differential Routing	Dimension or Value	Unit
L1 length, route as non-coupled 50Ω trace.	0.5 max	inch
L2 length, route as non-coupled $50\Omega$ trace.	0.2 max	inch
RP	100	Ω
RQ	100	Ω
RT	150	Ω
L3 length, route as 100Ω differential trace(strip-line)	14 max	inch
L3 length, route as 100Ω differential trace.(Micro Strip-line)	12 max	inch


## Typical LVDS Waveform







# **Package Information**


### **TSSOP16 Package**





SYMBOLS	MIN.	NOM.	MAX.
Α			1.20
A1	0.05	-	0.15
A2	0.80	1.00	1.05
Ь	0.19	-	0.30
С	0.09		0.20
D	4.90	5.00	5.10
E1	4.30	4.40	4.50
E	6.20	6.40	6.60
е		0.65 BSC	
L1		1.00 REF	J)
L	0.45	0.60	0.75
S	0.20	-	
θ	0.	2-1	8*





#### Note:

- 1.All dimensions are in mm. Angels in degrees.
- 2.Dimensions exclude burrs, mold flash or protrusions.
- 3.Refer Jedec MS-012



TSSOP16 POD Rev.0

Raystar Microelectronics Technology Inc.



# **Revision History**

Revision	Description	Date
V1.0	Official release	2023/7/7
V1.1	Modify Tr/Tf Min value from 175ps to 150ps	2023/7/14